Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Hdl"
Static Timing Analysis–Aware RTL Design Of A Simple RISC Processor Using Verilog HDL
As The Demands For Higher Clock Frequencies In Modern VLSI Systems Continue To Rise, Achieving Timing Closure Has Become A Significant Hurdle In Digital Design. Many RTL Designs Struggle To Meet Setup And Hold Time Requirements After Synthe...
DESIGN OF UART-TRANSMITTER USING FSM IN VERILOG HDL
This Project Presents The Design And Implementation Of A UART (Universal Asynchronous Receiver/Transmitter) Transmitter Using A Finite State Machine (FSM) In Verilog HDL. UART Is A Widely Used Serial Communication Protocol That Enables Data...
UART WITH FIFO FOR SERIAL COMMUNICATION
Universal Asynchronous Receiver Transmitter (UART) Has Continued To Be Among The Basic Serial Communication Protocols Within The Embedded Systems And Digital Design. Although Used Extensively, Traditional UART Designs Have The Disadvantage...
A NOVEL PIPELINED TECHNIQUE FOR IMAGE ENCRYPTION & DECRYPTION BASED ON AES CRYPTOGRAPHY
The Project Presents A Fault-efficient Advanced Encryption Standard (AES) Design For Image Cryptography, Focusing On Customizing SubBytes And MixColumns, Which Are The Most Critical Hardware Components. The Proposed AES Architecture, Implem...
Performance Analysis Of Power Gating Design In Low Power VLSI Circuits
In Modern Digital Systems, Power Efficiency Is A Critical Design Parameter, Especially In Applications Like Mobile Devices, IoT, And Embedded Systems. Clock Gating Is A Widely-used Technique For Reducing Dynamic Power Consumption By Disabli...
DESIGN AND DEVELOPMENT OF FPGA BASED TEMPERATURE AND LIGHT INTENSITY MEASUREMENT SYSTEM USING UART PROTOCOL
In This, Develop An Efficient FPGA Based Temperature And Light Intensity Measurement System To Reads The Temperature And Light Intensity Values Through XADC Using UART Protocol And Displays It On LCD Updated To Every Second Time Period. The...
DESIGN AND IMPLEMENTATION OF AUTOMATIC WASHING MACHINE USING VERILOG HDL
This Project Proposes To Demonstrate The Capabilities And Scope Of Verilog HDL By Implementing The Control System Of An Automatic Washing Machine. This Project Accomplishes The Above Mentioned Objective By Implementing The Control System Of...
DESIGNING OF N-BIT LINEAR FEEDBACK SHIFT REGISTER FOR COMMUNICATION
This Paper Has Studied The Notion Of PN Sequence And Design Of Linear Feedback Shift Register As Applicable To Spread Spectrum Code Division Multiple Access Technique. Maximum Length Sequence Arrangements Were Presented, And Utilized As A P...
A HIGH PERFORMANCE REALIZATION OF 8 BIT REVERSIBLE LFSR ENCRYPTION AND DECRYPTION
This Paper Presents A Novel Architecture Of Pulse Triggered And Edge Triggered SISO & SIPO Registers. We Are Going To Analyze Their Quantum Cost, Delay And Garbage In Terms Of Some Lemmas. We Will Explain With An Example Of Sequence Pulse G...
IMPLEMENTATION OF NRZI ENCODER AND DECODER USING SPARTAN 3A
Non Return To Zero Inverted Is One Of The Line Coding Techniques. NRZI Is A Method Of Mapping A Binary Signal To A Physical Signal For Transmission Over Some Transmission Media. The Two Level NRZI Signal Has A Transition At A Clock Boundary...
DESIGN OF VEDIC MULTIPLIER BY USING NEURAL NETWORK TECHNOLOGY & MAC
An Artificial Neural Network (ANN) Is Parallel Information Processing Structure Consists Of Processing Units. The Processing Unit Decides While The Network Is Efficient Or Not. So It Is Needed To Design An Efficient Processing Unit Which Pr...
HIGH SPEED MULTIPLIER BASED ON VEDIC MATHEMATICS
Multipliers Have A Lot Of Applications Like In DSP, FIR Filters, Image Processing, Microprocessors And Communication. Multipliers For Higher Order Multiplications Are Not Very Efficient In Terms Of Speed. Also, A Huge Number Of Compressors...
REDUCE AREA & WIRE LENGTH MODULE DESIGN OF 256 X 16 NON- VOLATILE RAM BASED ON FM25H20 FRAM
This Paper Describes A Design Methodology Of A 256 × 16 RAM Using VHDL To Ease The Description, Verification, Simulation And Hardware Realization. A 256 × 16 RAM Has 16-bit Data Length. This Can Read And Write 16-bit Data. Vectorizing Invo...
Comparative Analysis of Diverse Realizations For Digital Controller Implementation On FPGA
The Digital Controller Plays An Important Role In Manufacturing And Process Industries. For Implementation And Realization Of Digital Controller, We Need To Use And Design Multiplier And Adder Blocks In FPGA. When There Is A Specific Standa...
IMPLEMENTATION OF FIR FILTER ON VHDL USING BIT-PARALLEL ARITHMETIC
The Bit-Parallel Arithmetic Is Extensively Used For FIR Filter Implementation Based On VHDL. Bit- Parallel Arithmetic Has High Computational Speed And It Also Provide An Efficient Architecture In Terms Of Power Consumption And Size Of The S...