Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Vedic Mathematics"
NOVEL HIGH SPEED VEDIC MATHEMATICS MULTIPLIER USING MATHEMATICS
With The Advent Of New Technology In The Fields Of VLSI And Communication, There Is Also An Ever-growing Demand For High-speed Processing And Low Area Design. It Is Also A Well-known Fact That The Multiplier Unit Forms An Integral Part Of P...
DESIGN HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS FOR IIR FILTER
Digital Signal Processing Operation Utilizing Vedic Mathematics Which Performs The Signal Handling Operation Like Convolution, Circular Convolution, Cross Correlation, Auto-correlation And Filter Design. Digital Signal Processing (DSP) Oper...
HIGH SPEED MULTIPLIER BASED ON VEDIC MATHEMATICS
Multipliers Have A Lot Of Applications Like In DSP, FIR Filters, Image Processing, Microprocessors And Communication. Multipliers For Higher Order Multiplications Are Not Very Efficient In Terms Of Speed. Also, A Huge Number Of Compressors...
64 BIT VEDIC MULTIPLIER WITH HIGH FAULT COVERAGE
The 64 Bit Vedic Multiplier Using Urdhava Tiryakbhyam Method Is Proposed. The ALU Is The Heart Of Any Processor Or The Any Complex System .To Increase The Speed Of Any System, It Is Required To Increase The Speed Of ALU, But With Low Power...
EVALUATION OF REVERSIBLE COMPUTING USING ANCIENT METHODS
Due To The Ever Growing Demand For High Speed Processors Advancement In The Technology Regards To Speed Is The Peak Area Of Interest. The First Word Strike When The Parameter Speed Is Concerned Is Multiplication. Since Multiplication Is An...
HIGH SPEED MULTIPLICATION USING ANCIENT MATHEMATICS – URDHWA TIRYAGBHAYAM
The Most Important Fundamental Cell In Any Processor Is Multiplier Which Forms The Basis Of Most Of The Computations In The Technical Formulas. The Multiplier Based On Conventional Method Takes Long Time For Completing The Multiplication As...
EFFICACIOUS CONVOLUTION AND DECONVOLUTION VLSI ARCHITECTURE FOR PRODUCTIVENESS DSP APPLICATIONS
Current Scenario In Mobile Communication And Multimedia Applications Require High-performance And Lowpower VLSI Signal Processing (DSP) Systems. Most Broadly Used Operations In DSP Are FIR And IIR Filter. The Convolution And Deconvoluti...
A COMPARATIVE STUDY OF VEDIC MULTIPLIER WITHOUT AND WITH PIPELINE TECHNIQUE
The Algorithm Of Vedic Mathematics Relies On 16 Sutras For The Intention Of Simplification Of Long And Bulky Mathematics. Vedic Mathematics Describes Several Algorithms For The Single Operation. A Variety Of Vedic Multiplication Sutras...
AREA AND DELAY EFFICIENT VEDIC MULTIPLIER USING PIPELINE TECHNIQUE
This Paper Describes The Design And Implementation Of Area And Delay Efficient Vedic Multiplier Using Pipeline Technique. The Hardware Kit Utilized For Implementation Is Altera FPGA Model No. EP3C16F484C6 At 65 Nm Technology At 1.2 V. T...