Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Vedic Multiplier"
PRIVACY PROTECTION THROUGH ONETIME PASSWORD AND TRANSACTION AUTHENTICATION NUMBER IN TRANSCATION PROCESSING SYSTEM
Although Huge Methodologies Are In Market To Generate One Time Password (OTP), Day To Day Hackers Are Creating Techniques To Smash The Code And Track The OTP. In This Paper, A Consistent Method Of Generating One Time Password Is Proposed. B...
DESIGN OF VEDIC MULTIPLIER BY USING NEURAL NETWORK TECHNOLOGY & MAC
An Artificial Neural Network (ANN) Is Parallel Information Processing Structure Consists Of Processing Units. The Processing Unit Decides While The Network Is Efficient Or Not. So It Is Needed To Design An Efficient Processing Unit Which Pr...
64 BIT VEDIC MULTIPLIER WITH HIGH FAULT COVERAGE
The 64 Bit Vedic Multiplier Using Urdhava Tiryakbhyam Method Is Proposed. The ALU Is The Heart Of Any Processor Or The Any Complex System .To Increase The Speed Of Any System, It Is Required To Increase The Speed Of ALU, But With Low Power...
HIGH SPEED MULTIPLICATION USING ANCIENT MATHEMATICS – URDHWA TIRYAGBHAYAM
The Most Important Fundamental Cell In Any Processor Is Multiplier Which Forms The Basis Of Most Of The Computations In The Technical Formulas. The Multiplier Based On Conventional Method Takes Long Time For Completing The Multiplication As...
A COMPARATIVE STUDY OF VEDIC MULTIPLIER WITHOUT AND WITH PIPELINE TECHNIQUE
The Algorithm Of Vedic Mathematics Relies On 16 Sutras For The Intention Of Simplification Of Long And Bulky Mathematics. Vedic Mathematics Describes Several Algorithms For The Single Operation. A Variety Of Vedic Multiplication Sutras...
AREA AND DELAY EFFICIENT VEDIC MULTIPLIER USING PIPELINE TECHNIQUE
This Paper Describes The Design And Implementation Of Area And Delay Efficient Vedic Multiplier Using Pipeline Technique. The Hardware Kit Utilized For Implementation Is Altera FPGA Model No. EP3C16F484C6 At 65 Nm Technology At 1.2 V. T...
ARCHITECTURE OF FFT PROCESSOR USING VEDIC ALGORITHM
Fast Fourier Transform (FFT) Is An Important Data Processing Technique In Communication Systems, Digital Image And Signal Processing Systems. Here, We Have Proposed A High Speed And An Area Efficient 4-point FFT Processor By Making Use...