Impact Factor
7.883
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit PaperPapers tagged with "Risc Processor"
Vol 12, Issue 6 (June 2026)
Electronics And Telecommunication Engineering
Static Timing Analysis–Aware RTL Design Of A Simple RISC Processor Using Verilog HDL
As The Demands For Higher Clock Frequencies In Modern VLSI Systems Continue To Rise, Achieving Timing Closure Has Become A Significant Hurdle In Digital Design. Many RTL Designs Struggle To Meet Setup And Hold Time Requirements After Synthe...
Prathamesh Pakhale, Rahul Ingale