Research Topic

Vedic

16 Publications Matching this Keyword

Impact Factor
7.883
Vedic

16 Matching Papers


All Categories
Publish Your Paper

Submit your research manuscript for fast peer review and publication.

Submit Paper

Papers tagged with "Vedic"

Showing page 1 of 2
Vol 11, Issue 12 (December 2025) Bramhapuri

A Review On Herbal Based Pain Balm Formulation For Pain Relief

Menthol Is Naturally Occurring Cyclic Terpene Alcohol Of Plant Origin, Which Has Been Used Since Antiquity Of Medicinal Purpose. Its Use In Dermatology Is Ubiquitous, Where It Is Frequently Part Of Topical Anti-pruritic, Antiseptic, Analges...

Pranita Damodhar Nikure, Payal Kuldip Nidurkar
Vol 11, Issue 9 (September 2025) Marketing

Customer Satisfaction Customer Satisfaction In Green Cosmetics: A Study In Coimbatore City

In Recent Years, Consumer Preference Has Increasingly Shifted Toward Cosmetics That Are Both Safe For The Skin And Environmentally Sustainable. Referred To As Green Cosmetics, These Products Emphasize The Use Of Natural Ingredients And Adhe...

Ms. K. R. Jananie, Ms. C. Keerthana
Vol 11, Issue 7 (July 2025) Bambavade

Formulation And Evaluation Of Herbal Soap Using In Neem, Turmeric, Aloe Vera And Tulsi For Skincare Applications

Investigation Of Herbal Components In Soap Recipes Has Been Driven By The Rising Need For Skin-friendly And All-natural Beauty Products. Herbal Soaps Employing The Antimicrobial, Antiviral, Anti-inflammatory, And Moisturizing Characteristi...

Shivkumar Padalkar, Sakshi Chougule, Shradha Shelke, Amol Sathe
Vol 7, Issue 5 (May 2021) ECE

NOVEL HIGH SPEED VEDIC MATHEMATICS MULTIPLIER USING MATHEMATICS

With The Advent Of New Technology In The Fields Of VLSI And Communication, There Is Also An Ever-growing Demand For High-speed Processing And Low Area Design. It Is Also A Well-known Fact That The Multiplier Unit Forms An Integral Part Of P...

T.Sowmya, K. Anitha, G.Vinatha
Vol 6, Issue 4 (April 2020) Teaching Education

TEACHER EDUCATION – MEANING AND HISTORICAL IMPORTANCE

Teacher Education Is The Most Important Education Process And Important Part Of Whole Education System. Teachers Are The Basis Of Entire Educational Environment, As Without Them No One Can Teach The Fundamental Of Education. Every Child Nee...

Dr. Ashish Vashisath
Vol 5, Issue 3 (March 2019) CSA

PRIVACY PROTECTION THROUGH ONETIME PASSWORD AND TRANSACTION AUTHENTICATION NUMBER IN TRANSCATION PROCESSING SYSTEM

Although Huge Methodologies Are In Market To Generate One Time Password (OTP), Day To Day Hackers Are Creating Techniques To Smash The Code And Track The OTP. In This Paper, A Consistent Method Of Generating One Time Password Is Proposed. B...

Lakshmi Priya. P, Mythili. S, Nivetha. M
Vol 4, Issue 9 (September 2018) E & TC

DESIGN HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS FOR IIR FILTER

Digital Signal Processing Operation Utilizing Vedic Mathematics Which Performs The Signal Handling Operation Like Convolution, Circular Convolution, Cross Correlation, Auto-correlation And Filter Design. Digital Signal Processing (DSP) Oper...

Pratibha P. Dighe, Aashish Mhaske
Vol 4, Issue 7 (July 2018) ECE

DESIGN OF VEDIC MULTIPLIER BY USING NEURAL NETWORK TECHNOLOGY & MAC

An Artificial Neural Network (ANN) Is Parallel Information Processing Structure Consists Of Processing Units. The Processing Unit Decides While The Network Is Efficient Or Not. So It Is Needed To Design An Efficient Processing Unit Which Pr...

B. Yerriswamy, E. Ramakrishna
Vol 4, Issue 5 (May 2018) Electronics And Telecommunication

HIGH SPEED MULTIPLIER BASED ON VEDIC MATHEMATICS

Multipliers Have A Lot Of Applications Like In DSP, FIR Filters, Image Processing, Microprocessors And Communication. Multipliers For Higher Order Multiplications Are Not Very Efficient In Terms Of Speed. Also, A Huge Number Of Compressors...

Aishwarya Nawandhar, Ishwari Pamu, Pranali Kanampalliwar, Prof. V. N. Jirafe
Vol 4, Issue 4 (April 2018) VLSI

64 BIT VEDIC MULTIPLIER WITH HIGH FAULT COVERAGE

The 64 Bit Vedic Multiplier Using Urdhava Tiryakbhyam Method Is Proposed. The ALU Is The Heart Of Any Processor Or The Any Complex System .To Increase The Speed Of Any System, It Is Required To Increase The Speed Of ALU, But With Low Power...

Renuka Talekar, Mayuri Chawla, Parinay Lavatre
Vol 4, Issue 1 (January 2018) Electronics And Communication

EVALUATION OF REVERSIBLE COMPUTING USING ANCIENT METHODS

Due To The Ever Growing Demand For High Speed Processors Advancement In The Technology Regards To Speed Is The Peak Area Of Interest. The First Word Strike When The Parameter Speed Is Concerned Is Multiplication. Since Multiplication Is An...

Naitik Pandya, Sunil Sharma
Vol 3, Issue 7 (July 2017) E&TC

HIGH SPEED MULTIPLICATION USING ANCIENT MATHEMATICS – URDHWA TIRYAGBHAYAM

The Most Important Fundamental Cell In Any Processor Is Multiplier Which Forms The Basis Of Most Of The Computations In The Technical Formulas. The Multiplier Based On Conventional Method Takes Long Time For Completing The Multiplication As...

RanjanaKumari, Prof. Ashish Maske
Vol 2, Issue 9 (September 2016) Electronics And Communication Engineering

EFFICACIOUS CONVOLUTION AND DECONVOLUTION VLSI ARCHITECTURE FOR PRODUCTIVENESS DSP APPLICATIONS

Current Scenario In Mobile Communication And Multimedia Applications Require High-performance And Lowpower VLSI Signal Processing (DSP) Systems. Most Broadly Used Operations In DSP Are FIR And IIR Filter. The Convolution And Deconvoluti...

Thamizharasan .V, Renugadevi. K. S
Vol 2, Issue 4 (April 2016) Electronics & Communication Engineering

A COMPARATIVE STUDY OF VEDIC MULTIPLIER WITHOUT AND WITH PIPELINE TECHNIQUE

The Algorithm Of Vedic Mathematics Relies On 16 Sutras For The Intention Of Simplification Of Long And Bulky Mathematics. Vedic Mathematics Describes Several Algorithms For The Single Operation. A Variety Of Vedic Multiplication Sutras...

Deepak Mittal, Prof. Sunil Shukla
Vol 2, Issue 4 (April 2016) Electronics & Communication Engineering

AREA AND DELAY EFFICIENT VEDIC MULTIPLIER USING PIPELINE TECHNIQUE

This Paper Describes The Design And Implementation Of Area And Delay Efficient Vedic Multiplier Using Pipeline Technique. The Hardware Kit Utilized For Implementation Is Altera FPGA Model No. EP3C16F484C6 At 65 Nm Technology At 1.2 V. T...

Deepak Mittal, Prof. Sunil Shukla

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!