Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Cmos"
Implementation Of Low Power NAND-Based Arithmetic Circuits Using CMOS Technology With SAPON Technique
In The Ultra Large Scale Integration (ULSI) Field, With Widespread Growing Demand For Portable And Battery-operated Electronic Devices, Power Consumption Has Become A Major Concern. Common Arithmetic Circuits Are Adders And Subtractors Whic...
MULTIPLEXER DESIGN AND ANALYSIS USING 18NM FINFET TECHNOLOGY
Multiplexer Is A Basic Block Of Many Processors Or Ready To Use Board Like FPGA’s. This Work Explores Multiplexer Design With Different Technology And Logic Style For Improvement In Performance. Conventional CMOS Technology Is Useful At 45n...
DESIGN AND EVALUATION OF LOW POWER DECODER CIRCUIT USING VITERBI DECODER
This Paper Presents A New Design Of A 2 To 4 Decoder Constructed Using 3-transistor NAND Gates, Contrasting It With The Conventional 4 Transistor NAND Gate-based Technique. The Primary Aim Of This Paper Is To Exhibit Advancements In Power E...
DESIGN AND IMPLEMENTATION OF LOW POWER SEQUENTIAL CIRCUITS USING GDI TECHNIQUE
GDI (Gate Diffusion Input) - A New Technique Of Low Power Digital Circuit Design Is Described. This Technique Allows Reducing Power Consumption, Delay And Area Of Digital Circuits, While Maintaining Low Complexity Of Logic Design. Performan...
DESIGN OF O.T.A. FOR LOW POWER APPLICATIONS USING 32NM FINFET TECHNOLOGY
The Operational Transconductance Amplifier Based Circuits Offer Advantages Of Simplicity In Design, Lower Component Count, Reliable, High Frequency Performance And Wide Range Electronic Tenability Over Conventional Op-amp Based Circuits.. I...
DESIGN AND LAYOUT OF OPEN DRAIN IO CELL WITH EMPHASIS ON ESD RELIABILITY IN CMOS 28NM TECHNOLOGY
In An Integrated Circuit (IC), The Input / Output (IO) Circuits Are Used To Enable The Interface Between The Core Circuitry And External World. The IOs Are Also Used To Isolate The Circuits From Unsafe And Noisy Surroundings. In This Paper,...
optimization of different parameter of finfet based priority encoder
For Better Performance And Lower Leakage Parameters We Can Use FinFET Either Be Shorted Gates Or Independent Gates. DELTA Gates Has Good Short Channel Effects (SCE’s) Compared To Conventional Based CMOS. In This Paper, Determination Of Ener...
Design of Low Power Three Stage Miller Compensated Operational Amplifier Using 25nm Technology
This Manuscript Depicts The Implementation Of New Design For Low Power Three Stage Operational Amplifier Using Miller Compensation Technique To Increase The Voltage Gain. Here The Circuit Is Designed And Simulated By Tanner EDA Tool Using 2...
OPTIMIZATION OF MEMRISTOR BASED SRAM CELL USING MTCMOS TECHNIQUE
Now A Day As The Technology Is Increasing Day By Day The Chip Size Is Decreasing And Millions Of Transistors Are Placed On A Single Chip As A Result The Design Complexity Is Increasing. Bottleneck Is To Reduce Some Parameters Related To Des...
THE DESIGN OF PHASE LOCKED LOOP USING 180NM VLSI TECHNOLOGY
Phase Locked Loops (PLLs) Can Be Found In Many Different Types Of Circuits Nowadays. Their Applications Range From A Variety Of Uses. From Synchronization Of Clock Signals, Demodulation, Clock Recovery, Jitter And Noise Reduction, And De-sk...
LOW POWER PULSE TRIGGERED D-FLIP FLOPS USING MTCMOS AND SELF CONTROLLABLE VOLTAGE LEVEL CIRCUIT
Reducing Power Consumption Is A Crucial Task For Any Circuits. Increased Demand For Portable Devices With Reduced Power Dissipation Has Put Necessary Traction To Design Low Power Circuits. Both Explicit And Implicit Pulse Triggered Flip Flo...
DESIGN AND SIMULATION OF CMOS BASED LOW POWER DIRECT CONVERSION RECEIVER FOR MILIMETRE WAVE COMMUNICATION
The Paper Presents The Design Of A Direct Conversion Receiver (DCR) System For The Millimeter Wave Communication Based Applications. The Simulations Results Obtained Have High Gain And Optimal Noise Characteristics With Good Stability. The...
DESIGN & ANALYSIS OF CMOS DIRECT CONVERSION RECEIVER FOR WIRELESS APPLICATIONS
A Compact Direct Conversion Receiver (DCR) Front-end Has Been Realized In CMOS Process Technology. Compared To Other Prior Pieces Of Work, This Very Receiver Design Achieves The High Gain Without An Output Buffer, High Linearity, Low Noise,...
LOW POWER CARBON NANO TUBE TRANSISTOR BASED 8T FULL ADDER USING MTCMOS TECHNIQUE
In This Article A Low Power Carbon Nano Tube Transistor Based Novel 10T Full Adder Cell Is Designed. This Design Is Simulated In 32nm Technology Node Using H-SPICE Simulator. In This Article Multi Threshold Technique Is Used, By Which Leaka...
LOW PDP CMOS FULL ADDER DESIGN
In This Work Efforts Are Made To Improve The Performance Of Full Adder With Re-spect To Power-delay Product, Power Dissipation And Time Delays Using 90nm CMOS Technology. Currently There Are Two Techniques Used Namely Alternative Intern...