Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Adder"
ANALYSING THE PERFORMANCE OF LOW POWER HIGH SPEED FULL ADDERS USING STRAINED SILICON CMOS TECHNOLOGY
In Most Of The Digital Circuits, Communication Systems And Digital Signal Processing, Adders Play A Major Role Since They Are The Basic Blocks. In This Paper, The Performance Of Full-adder (FA) Circuits Has Been Studied. The Full Adder Circ...
Reconfigurable & Low Power Hilbert Transformer Design with Row Bypassing Multiplier on FPGA
Reconfigurability And Low Power Have Always Been The Main Concern For The Efficient filter Implementation. This Pa-per Introduces Two New Low Power And High Speed Reconfigurable Hilbert Transformer Designs. These Designs Are Based On The Carry...
IMPLEMENTATION OF TWO PHASE CLOCKED ADIABATIC STATIC CMOS LOGIC FULL ADDER DESIGN FOR EFFICIENT POWER DISSIPATION
An Efficient Power Dissipation With Adiabatic Logic Using 2 Phase Adiabatic Static CMOS Logic (2PASCL) Has Been Presented. In This Research Work Adiabatic Logic Is Mainly Used To Minimize The Energy Loss During The Operation Of The Circuit....
IMPLEMENTATION OF 2-BIT AND 4-BIT MAGNITUDE COMPARATOR USING FULLER ADDER
In Today’s Era, The Digital VLSI Circuit Should Have Low Power, High Speed And Small In Size, These Parameters Plays Very Important Role In VLSI Designing. In This Paper We Present A New Technique To Implement 2-bit Magnitude Comparator And...
EFFECT OF LADDER TRAINING ON SELECTED PHYSICAL FITNESS VARIABLES ON INTERCOLLEGIATE CRICKET PLAYERS
The Purpose Of This Study Was To Find Out The Effect Of Ladder Training On Selected Physical Fitness Variables On Intercollegiate Cricket Players. To Achieve The Purpose Fifteen Intercollegiate Cricket Players Were Randomly Selected From Th...
to design efficient 32 bits carry select adder by using brent kung adder
In This Paper, Delay And Power Efficient Design For 32-bits Carry Select Adder Has Been Proposed. In Digital Technology, There Is A Large Demand For High-speed Technique. Carry Select Adder (CSLA) Is One Of The Fastest Adders Used In Many D...
LOW COMPLEXITY AND POWER EFFICIENT ASYNCHRONOUS DESIGN BASED ON NCL LOGIC
NULL Convention Logic (NCL) Is A Promising Design Paradigm For Constructing Low-power Robust Asynchronous Circuits.NCL Has Been Employed For A Variety Of Applications, Including Low-power Circuit Design, Fault-attack-resistant Cryptographic...
A SURVEY ON FINGERNAIL IMAGES FOR DISEASE DETECTION
Here We Are Discussing About A New Method To Recognize Finger Contact By Image Analysis, Which Does Not Disturb User’s Tactile Feeling. Digital Image Processing Plays A Crucial Role In Medical Imaging. Here We Discuss About Nail Colors, Tex...
REVIEW PAPER ON BINARY CODED DECIMAL ADDER
Adder Is The Most Important Component Of Any Application Such As Digital Signal Processors (DSP), Arithmetic Logic Unit (ALU), And Number As Well As Logical Operations. Therefore The Speed Of The Microprocessor Is Depends On The Performance...
DESIGN AND ANALYSIS OF PERFORMANCE PARAMETERS OF ADDERS
Addition Is The Extensively Used Operation In Every Digital Circuit. In Every Arithmetic Operations Adder Is A Primary Building Cube Of Digital System. Hence The Digital System Required The Huge Performance Adder Because The System Performa...
AN EFFICIENT ARCHITECTURE OF CARRY SELECT ADDER USING BRENT KUNG ADDER
In This Paper, Carry Select Adder Architecture Is Done Using Parallel Prefix Adders. Instead Of Using Dual Ripple Carry Adders , Parallel Prefix Adder I.e., Brent Kung Adder Is Used To Design Regular Linear CSA. Adders Are The Fundamental...
32×32 WALLACE TREE MULTIPLIER USING COMPRESSORS AND SKLANSKY ADDER
In The Recent Years In Digital Development, New Techniques Have Been Implemented To Compensate Between The Three Characteristics Of Any Circuit I.e., Area, Power Dissipation And Delay. Multiplier Is One Of Those Circuits Where You Need...
IMPLEMENTATION OF FOLDED FIR FILTER DIRECT FORM USING VHDL PROGRAMMING
The Design Of Folded finite-impulse Response (FIR) filters Based On Pipelined Multiplier Arrays Is Presented In This Paper. The Design Is Considered At The Internal Delays And Bit-level Of The Pipelined Multiplier Array Are Fully Exploited In...
A NOVEL 4-BIT FULL ADDER DESIGN FOR POWER AND AREA OPTIMIZATION
In The Modern Era, Power Dissipation And Area Of The Circuit Under Fabrication Has Become A Major And Vital Constraint In The Electronic Industry. The Objective Of This Paper Is To Reduce The Power Dissipation In The Circuit By Using Ga...