Research Topic

Pga

50 Publications Matching this Keyword

Impact Factor
7.883
Pga

50 Matching Papers


All Categories
Publish Your Paper

Submit your research manuscript for fast peer review and publication.

Submit Paper

Papers tagged with "Pga"

Showing page 4 of 4
Vol 2, Issue 11 (November 2016) Electronics And Communication Engineering

A STUDY AND SURVEY ON RECONFIGURABLE COMPUTING ARCHITECTURE USING FPGAS

Reconfigurable Computing Has Been Driven Largely By The Development Of Commodity Field-programmable Gate Arrays (FPGAs). Standard FPGAs Are Somewhat Of A Mixed Blessing For This Field. In This Survey We Give A Brief Overview Of Programm...

Singaravelan N, Ramachandran R
Vol 2, Issue 9 (September 2016) Electronics And Communication Engineering

EFFICACIOUS CONVOLUTION AND DECONVOLUTION VLSI ARCHITECTURE FOR PRODUCTIVENESS DSP APPLICATIONS

Current Scenario In Mobile Communication And Multimedia Applications Require High-performance And Lowpower VLSI Signal Processing (DSP) Systems. Most Broadly Used Operations In DSP Are FIR And IIR Filter. The Convolution And Deconvoluti...

Thamizharasan .V, Renugadevi. K. S
Vol 2, Issue 4 (April 2016) VLSI

IMPLEMENTATION AND IMPACT OF LNS MAC UNITS IN DIGITAL FILTER APPLICATION

The Logarithmic Number System (LNS) Is An Efficient Way To Represent Data In VLSI Processors Because Its Roundoff Error Behavior Resembles That Of Floating Point Arithmetic. LNS Reduce The Power Dissipation In Signal-processing-related...

Prof. S.N.Rawat, Gaikwad Apurva P, Ranpise Susmita S, Vitkar Vaishali V
Vol 2, Issue 4 (April 2016) Electronics & Communication Engineering

A COMPARATIVE STUDY OF VEDIC MULTIPLIER WITHOUT AND WITH PIPELINE TECHNIQUE

The Algorithm Of Vedic Mathematics Relies On 16 Sutras For The Intention Of Simplification Of Long And Bulky Mathematics. Vedic Mathematics Describes Several Algorithms For The Single Operation. A Variety Of Vedic Multiplication Sutras...

Deepak Mittal, Prof. Sunil Shukla
Vol 2, Issue 4 (April 2016) Electronics & Communication Engineering

AREA AND DELAY EFFICIENT VEDIC MULTIPLIER USING PIPELINE TECHNIQUE

This Paper Describes The Design And Implementation Of Area And Delay Efficient Vedic Multiplier Using Pipeline Technique. The Hardware Kit Utilized For Implementation Is Altera FPGA Model No. EP3C16F484C6 At 65 Nm Technology At 1.2 V. T...

Deepak Mittal, Prof. Sunil Shukla

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!