Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Field Programmable Gate Array"
DEVELOPING AN ISLANDING ARRANGEMENT FOR GRID ON SENSING BAD VOLTAGE/ BAD FREQUENCY
This Paper Presents The In Modern Power Systems, The Growing Penetration Of Distributed Generation (DG) Units Such As Photovoltaic Arrays, Wind Turbines, And Microturbines Poses Significant Challenges To Grid Reliability And Stability Durin...
A LITERATURE SURVEY ON GOLAY CODES
The Current World Of Digital Communication Secure Data Communication Prime Task. Data Coding Decoding Explore A Variety Of Applications Of The Theory Of Arithmetic And Computation. In The Fields Of Cryptography And Cryptanalysis As Well As...
DELAY AND POWER ANALYSIS OF VARIOUS FLIP FLOP USING SPARTAN 3E FPGA KIT
The Flip-flop Has Two States Which Are Shown In The Below Figure. When Q=1; And Q’=0; It Is In The Set State . When Q=0 & Q’=1, It Is In The Clear State . The Outputs Of The Flip Flop Q & Q’ Are Complements Of Each Other And Are Referred T...
Adaptive Bilateral Filter for Sharpness Enhancement and Noise Removal with Modified Boost Filtering using FPGA
In This Paper, We Present The Adaptive Bilateral Filter For Sharpness Enhancement And Noise Removal Using High Boost Filtering (HBF). This Filter Sharpens An Image By Increasing The Slope Of The Edges Without Producing Overshoot Or Undersho...
IMPLEMENTATION AND VERIFICATION OF OFDM USING SIMULINK FOR 5G APPLICATIONS
This Paper Presents The OFDM (Orthogonal Frequency Division Multiplexing) Block Implementation For 5G Wireless Communication. OFDM Is Essential To Overcome The Effects Of Multipath Fading Allowing High Speed Wireless Communications, To Incr...
IMPLEMENTATION OF OPTIMIZED ROUTER PIPELINE STAGES USED FOR NETWORK ON CHIP
As The Feature Size Is Continuously Decreasing And Integration Density Is Increasing, Interconnections Have Become A Dominating Factor In Determining The Overall Quality Of A Chip. Due To The Limited Scalability Of System Bus, It Cannot Mee...
REVIEW ON OPTIMIZED ROUTER PIPELINE STAGES USED FOR NETWORK ON CHIP
As The Feature Size Is Continuously Decreasing And Integration Density Is Increasing, Interconnections Have Become A Dominating Factor In Determining The Overall Quality Of A Chip. Due To The Limited Scalability Of System Bus, It Cannot Mee...
FPGA BASED DATA AQUISITION SYSTEM AND DATA ANALYSIS USING LABVIEW
This Paper Presents A Novel Approach To The Design Of Data Acquisition System For Process Applications. The Core Heart Of The Proposed System Is Field Programmable Gate Array (FPGA) Which Is Configured And Programmed In VHDL To Acquire Real...