Research Topic

Cnn Accelerator

2 Publications Matching this Keyword

Impact Factor

7.883

Cnn Accelerator

2 Matching Papers

All Categories

Publish Your Paper

Submit your research manuscript for fast peer review and publication.

Submit Paper

Under License Of

Creative Commons Attribution-NonCommercial 4.0 International License

Papers tagged with "Cnn Accelerator"

Showing page 1 of 1

Vol 12, Issue 9 (September 2026) Electronics And Communication Engineering

Design And Physical Implementation Of An INT8 Output-Stationary Systolic Array CNN Accelerator For TinyML Inference Using Open-Source SKY130 PDK And OpenLane EDA Flow

This Paper Presents The Design And Complete Physical Implementation Of A 4×4 INT8 Output-stationary Systolic Array Accelerator For TinyML Convolutional Neural Network (CNN) Inference, Targeting Edge Vision Applications Such As Image Classif...

CNN Accelerator; Edge AI; INT8 Quantization; OpenLane; Output-stationary Dataflow; SKY130 PDK; Systolic Array; TinyML; VLSI Implementation

JUSTUS A, Dr. P. Sivasankar, Dr. G. Kulanthaivel

View Article

Vol 12, Issue 8 (August 2026) VLSI

A Sparsity-Aware Operand-Isolated Systolic Array Accelerator For Power-Efficient CNN Inference On FPGA

CNN Inference On FPGA Platforms Can Incur Substantial Dynamic Power Because Parallel Multiply-accumulate Datapaths May Continue Switching When Sparse Operands Contain Zeros. This Paper Presents A Sparsity-aware Operand-isolated Systolic Arr...

CNN Accelerator Dynamic Power FPGA Operand Isolation Sparsity

ARUL SIVA T, Dr. P. Sivasankar, Dr. G. Kulanthaivel

View Article

Cnn Accelerator

Impact Factor

Cnn Accelerator

Publish Your Paper

Under License Of

Papers tagged with "Cnn Accelerator"

Design And Physical Implementation Of An INT8 Output-Stationary Systolic Array CNN Accelerator For TinyML Inference Using Open-Source SKY130 PDK And OpenLane EDA Flow

A Sparsity-Aware Operand-Isolated Systolic Array Accelerator For Power-Efficient CNN Inference On FPGA

Submit Your Paper to IJSART