Impact Factor
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Clock Gating"
DESIGN OF MULTIBIT FLIP-FLOP WITH ADAPTIVE CLOCK GATING FOR AREA EFFICIENT APPLICATIONS
Adaptive Clock-Gating (ACG) And Merging Flip-Flops In Which Several FFs Are Grouped And Share A Common Clock Driver Are Two Effective Low-power Design Techniques. Combining These Techniques Into A Single Grouping Algorithm And Design Flow E...
POWER REDUCTION USING PULSED LATCH METHOD IN LOOKAHEAD CLOCK GATING TECHNIQUE
Clock Gating Is One Of The Most Vital Techniques For Reducing Dynamic Power In The Sequential Circuits Where Presence Of Clock Signal At Undesired Instance Is A Major Problem. The Major Power Consuming Components In Electronics Product Is T...
DESIGN OF MODIFIED DATA DRIVEN CLOCK GATING AND LOOK AHEAD CLOCK GATING FOR LOW POWER
Clock Signal Is Considered As An Immense Source Of Power Dissipation In Synchronous Circuits Because Of Large Frequency And Load. It Does Not Carry Any Information But Consumes High Power At The Switching Activity Which Is To Be Avoided. So...