Research Topic

Vlsi Implementation

2 Publications Matching this Keyword

Impact Factor

7.883

Vlsi Implementation

2 Matching Papers

All Categories

Publish Your Paper

Submit your research manuscript for fast peer review and publication.

Submit Paper

Under License Of

Creative Commons Attribution-NonCommercial 4.0 International License

Papers tagged with "Vlsi Implementation"

Showing page 1 of 1

Vol 12, Issue 9 (September 2026) Electronics And Communication Engineering

Design And Physical Implementation Of An INT8 Output-Stationary Systolic Array CNN Accelerator For TinyML Inference Using Open-Source SKY130 PDK And OpenLane EDA Flow

This Paper Presents The Design And Complete Physical Implementation Of A 4×4 INT8 Output-stationary Systolic Array Accelerator For TinyML Convolutional Neural Network (CNN) Inference, Targeting Edge Vision Applications Such As Image Classif...

CNN Accelerator; Edge AI; INT8 Quantization; OpenLane; Output-stationary Dataflow; SKY130 PDK; Systolic Array; TinyML; VLSI Implementation

JUSTUS A, Dr. P. Sivasankar, Dr. G. Kulanthaivel

View Article

Vol 12, Issue 2 (February 2026) ECE

UART WITH FIFO FOR SERIAL COMMUNICATION

Universal Asynchronous Receiver Transmitter (UART) Has Continued To Be Among The Basic Serial Communication Protocols Within The Embedded Systems And Digital Design. Although Used Extensively, Traditional UART Designs Have The Disadvantage...

UART FIFO Serial Communication Verilog HDL RTL Design

R.Rajgowri, Akash Senthilkumar, Akilan V, Arun M

View Article

Vlsi Implementation

Impact Factor

Vlsi Implementation

Publish Your Paper

Under License Of

Papers tagged with "Vlsi Implementation"

Design And Physical Implementation Of An INT8 Output-Stationary Systolic Array CNN Accelerator For TinyML Inference Using Open-Source SKY130 PDK And OpenLane EDA Flow

UART WITH FIFO FOR SERIAL COMMUNICATION

Submit Your Paper to IJSART