Research Topic

Timing Delay

1 Publications Matching this Keyword

Impact Factor

7.883

Timing Delay

1 Matching Papers

All Categories

Publish Your Paper

Submit your research manuscript for fast peer review and publication.

Submit Paper

Under License Of

Creative Commons Attribution-NonCommercial 4.0 International License

Papers tagged with "Timing Delay"

Showing page 1 of 1

Vol 9, Issue 4 (April 2023) ECE

FPGA REALIZATION OF HIGH SPEED HYBRID MULTIPLIER

An Innovative Hybrid Multiplier Concept Is Put Forth In This Brief. The Hybrid Multiplier Combines Two Different Multiplier Types. Modern Computing Systems Need Multipliers That Use Less Power, Space, And Time. In This Study, We Use Wallace...

Multiplier FPGA High Speed Booth Timing Delay

Mr. M.Prasad, G Surendra Reddy, Y Gowtham Reddy, V Sumanth reddy | P Sathvika

View Article

Timing Delay

Impact Factor

Timing Delay

Publish Your Paper

Under License Of

Papers tagged with "Timing Delay"

FPGA REALIZATION OF HIGH SPEED HYBRID MULTIPLIER

Submit Your Paper to IJSART