Impact Factor
7.883
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit PaperPapers tagged with "Drc"
Vol 5, Issue 10 (October 2019)
Computer Science
SRAM SIZE AND POWER DISSIPATION REDUCTION BY USING 4 STORAGE CELLS & 1 ACCESS TRANSISTOR
This Paper Gives The Concept Of Using 5 Transistors SRAM So That It Can Be Utilized In The Place Of 6 Transistors SRAM. By Using DSCH2 And Microwind 2.6K I Have Design Layout Of 5T SRAM In 2.5µm And 1.5µm Technology And Perform Read And Wri...
Supriya Raj, Vishal Shrivastava