Impact Factor
7.883
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit PaperPapers tagged with "Digital Design"
Vol 12, Issue 5 (May 2026)
Electronics And Communication Engineering
DESIGN OF UART-TRANSMITTER USING FSM IN VERILOG HDL
This Project Presents The Design And Implementation Of A UART (Universal Asynchronous Receiver/Transmitter) Transmitter Using A Finite State Machine (FSM) In Verilog HDL. UART Is A Widely Used Serial Communication Protocol That Enables Data...
Ahalya S, Alagulakshmi P, Jayasri P, Maha lakshmi S, Dr.R.Sudha