Impact Factor
7.883
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Design For Testability"
Vol 3, Issue 7 (July 2017)
Electronics And Telecommunication
IMPLEMENTATION OF FAULT TOLERANT EMBEDDED SIGNATURE ANALYZER
- To Test And Verify Arithmetic And Logic Operations Performed By Digital Circuits An Arithmetic And Algebraic Codes Are Used. Residue Generator Is An Important Unit Of Hardware Implementation Of Arithmetic Code Which Generates Residue Of N...
Built-in Self-test
Cyclic Redundancy Check Codes
Design For Testability
Digital Circuits
Error Correction Codes
Amol Gulab Patil, Usha Jadhav