Impact Factor
7.883
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Charge Pump"
Vol 4, Issue 3 (March 2018)
Electrical And Electronics Engineering
CMOS ASIC DESIGN AND IMPLEMENTATION OF PHASE LOCKED LOOP USING CADENCE EDA TOOL
Phase Locked Loop Is The Heart Of The Many Modern Electronics As Well Communication System. Hence There Is Necessity Of A PLL Which Must Operate In The GHz Frequency Range. PLL Is A Mixed Signal Circuit As Its Architecture Involves Both Dig...
M.Sangeetha, R.Jeevitha, C.Nandhini, B.N.Muralidaran