Impact Factor
7.883
Publish Your Paper
Submit your research manuscript for fast peer review and publication.
Submit Paper
Papers tagged with "Auto Gated Flipflop"
Vol 4, Issue 5 (May 2018)
ECE
POWER REDUCTION USING PULSED LATCH METHOD IN LOOKAHEAD CLOCK GATING TECHNIQUE
Clock Gating Is One Of The Most Vital Techniques For Reducing Dynamic Power In The Sequential Circuits Where Presence Of Clock Signal At Undesired Instance Is A Major Problem. The Major Power Consuming Components In Electronics Product Is T...
Tamil Chindhu S, Dr.N.Shanmugasundaram