Impact Factor
7.883
Call For Paper
Volume 10 Issue 12 December 2024
LICENSE
THE DESIGN OF PHASE LOCKED LOOP USING 180NM VLSI TECHNOLOGY
-
Author(s):
Nithin | Mubeena Parveen Taj | Asif Iqbal Mulla | Sushanth K J
-
Keywords:
PLL, CMOS, 180 Nm
-
Abstract:
Phase Locked Loops (PLLs) Can Be Found In Many Different Types Of Circuits Nowadays. Their Applications Range From A Variety Of Uses. From Synchronization Of Clock Signals, Demodulation, Clock Recovery, Jitter And Noise Reduction, And De-skewing, The List
Other Details
-
Paper id:
IJSARTV4I724409
-
Published in:
Volume: 4 Issue: 7 July 2018
-
Publication Date:
2018-07-13
Download Article