High Impact Factor : 7.883
Submit your paper here

Impact Factor

7.883


Call For Paper

Volume 10 Issue 12 December 2024


Download Paper Format


Copyright Form


Share on

SHIFT REGISTER DESIGN USING PULSE TRIGGERED FLIPFLOP

  • Author(s):

    Nandhini | E. Vimal

  • Keywords:

    Pulse Triggered Flip Flop Design, Microwind, Dsch2,VLSI

  • Abstract:

    The Timing Elements And Clock Interconnection Networks Such As Flip-flops And Latches, Is One Of The Most Power Consuming Components In Modern Very Large Scale Integration (VLSI) System. The Area, Power And Transistor Count Will Compared And Designed

Other Details

  • Paper id:

    IJSARTV2I63550

  • Published in:

    Volume: 2 Issue: 6 June 2016

  • Publication Date:

    2016-06-18


Download Article