

# Variation Study Of The MOSFET: A Comparison of Its Types

Mussaratjahan Korpali<sup>1</sup>, Basavaraj Mundas<sup>2</sup>, Siddalingesh Bhagavati<sup>3</sup>

<sup>1, 2, 3</sup>Dept of Electrical and Electronics Engineering

<sup>1, 2, 3</sup> AGMRCET Varur Hubli, Karnataka, India

**Abstract-** Display work is the relative survey on the introduction of Twofold Entryway (DG) Metal Oxide Semiconductor Field Effect Semiconductor (MOSFET) with different channel and entryway planning. Five developments are broke down by keeping reliable channel length. The brief channel boundaries like Sub edge Swing (SS), Transconductance ( $g_m$ ), Electric Field, Surface Potential, All out Stream Thickness, Result Conductance ( $g_d$ ) and trademark twists are stud-ied and looked at between Totally Doped DG MOSFET (FD-DGMOSFET), Un-Doped DG MOSFET (UD-DG-MOSFET), Looked into Channel DG MOSFET (GC-DG-MOSFET), Twofold Encasing DG MOSFET (DI-DG-MOSFET) and Entryway Stack DG MOSFET (GS-DG-MOSFET).

**Keywords-** Symbols, N Channel Enhancement Type MOSFETs, P Channel Enhancement Type MOSFETs, N Channel Depletion Type MOSFETs, P Channel Depletion Type MOSFETs

## I. INTRODUCTION

To scale the planar mass MOSFET into nanometer framework, colossal challenges and hardships run over to control the SCEs. Diverse thoughts like Silicon on Cover (SOI), Pushed Si (s-Si), High-k dielectric fabric as entryway oxide and at last Various Entryway MOSFETs (MuGFETs) are came to decrease the SCEs [ 1-3]. Directly a day's numerous explores are going on MuGFETs to meet the Worldwide Advancement Direct for Semiconductors (ITRS) standards. The DG MOSFET is one of the promising competitors on MuGFET arrange on account of its two entryways which control the channel from the two sides. The DG MOSFET is electrostatically superior than a singular entryway MOSFET and allowing additional entryway length scaling since of great control of SCEs. Comparatively numerous developments went beneath DG MOSFETs for extra scaling of the contraption and at the same time enhancement in execution.2 Method for Paper submission.

## II. LITERATURE SURVEY

“S. K. Mohapatra, K. P. Pradhan and P. K. Sahu”[1]. Show work is the comparative ponder on the execution of Twofold Door (DG) Metal Oxide Semiconductor Field Impact Transistor (MOSFET) with distinctive channel and entryway designing. Five structures are dissected by keeping consistent channel length.

“X. Sun, V. Moroz, N. Damrongplisit, C. Shin and T. K. Liu”[2]. The affect of efficient and irregular varieties on transistor execution is explored for the trigate bulk MOSFET, the planar ground-plane bulk MOSFET, and SOI FinFET. The comes about show that the trigate bulk MOSFET plan is slightest touchy to process-induced varieties and offers the most excellent ostensible execution, as compared with the planar ground-plane bulk MOSFET and SOI FinFET.

“A. Porzio, G. Busatto, F. Velardi, F. Iannuzzo, A. Sanseverino and G. Curro”[3]. We show a 3-D recreation ponder, bolstered by test comes about, which clarifies the part played by the parasitic BJT enactment on the interaction between created charge and electric field amid particle affect in SEB/SEGR of control MOSFET. This enactment is caused by the development of the gaps kept amid the particle affect and gives rise to a gigantic sum of charge that's maintained by torrential slide multiplication.

“K. Takao, Y. Hayashi and H. Ohashi”, [4]. Tall recurrence confinement of a SJ-MOSFET/SiC-SBD match compared with a typical MOSFET/SiC-SBD combine beneath genuine circuit conditions is explored. Control misfortunes of the SJ-and typical MOSFETs, which decide the greatest exchanging recurrence, are calculated with a circuit control misfortune demonstrate for unipolar devices.

“G. K. Saramekala, S. Jit and P. K. Tiwari”, [5]. Recessed-Source/Drain (Re-S/D) SOI (Silicon on Separators) MOSFETs (Metal-Oxide-Semiconductor Field-Effect-Transistors) offer higher deplete current compare to routine SOI MOSFETs which may be credited to huge source and deplete range in recessed S/D devices.

“G. Consentino and G. Ardita”, [6]. This paper executes a hypothetical ponder on control MOSFETs inside

capacitances. To mimic these capacitances the paper takes into thought the inside structures of the control MOSFETs, materials and prepare characteristics.

“C. Urban et al.”, [7]. We show a nitty gritty coordinate current and radiofrequency think about of completely exhausted dopant-segregated Schottky boundary (SB) MOSFETs on thin-body Silicon-on-Insulator. On-wafer scattering-parameter estimations of n-type NiSi source/drain SB-MOSFETs give an in-depth understanding of key gadget parameters.

“L. Fairouz, R. Djamil, G. Kamel and K. Aicha”, [8]. A unused junctionless trial-material round and hollow encompassing gate-MOSFET (JLTMCSG-MOSFET) has been examined to make strides carrier transport productivity. Subsequently, it is anticipated that the brief channel impacts are diminished. An expository demonstrates has been utilized; it is based on an approximated arrangement of two-dimensional Poisson's equation.

“S. R. Biswas, K. Datta, E. Rahman, A. Shadman and Q. D. M. Khosru”, [9]. In this work, recreation ponder of gadget parameter variety on quantum ballistic Current-Voltage (I-V) characteristics of a In<sub>0.7</sub>Ga<sub>0.3</sub>As/InAs/In<sub>0.7</sub>Ga<sub>0.3</sub>As Quantum Well (QW) MOSFET is displayed. Doping thickness and different physical gadget parameters like channel thickness, entryway dielectric thickness influence ballistic execution of nanoscale transistors.

“M. S. Sarker, A. -M. Sabbik, M. M. Islam, M. N. K. Alam and M. R. Islam”, [10]. This paper presents the door oxide dielectric quality and its thickness-dependent execution of a graphene nanoribbon MOSFET (GNRMOSFET). Here we have examined the exchange characteristics, on/off current (I<sub>ON</sub> / I<sub>OFF</sub>) proportion, subthreshold slant and deplete initiated obstruction bringing down (DIBL) of the gadget utilizing Non Harmony Greens Work (NEGF) formalism in tight authoritative frameworks.

“T. Funaki”, [11]. The advancement of tall voltage SiC control MOSFET has made the quick exchanging of tall voltage conceivable. The tall dv/dt caused by quick tall voltage exchanging actuates the trouble of mal-operation of control MOSFET with the self turn-on marvel by the change of entryway voltage.

“Y. Zhang, Z. Lin, J. Zhang and Y. Dai”, [12]. In this paper, impacts of key parameters on DC characteristics of vertical GaN MOSFETs are explored. There's a distinction between the reenactment and hypothetical comes about that

the breakdown voltage increments with the p-doping concentration increasing.


“Y. V. Amelin, A. Y. Krasukov and E. A. Artamonova”, [13]. This paper presents a ponder of the affect of the manufacture handle parameters on the high-voltage symmetric planar n-MOSFET and p-MOSFET electrical characteristics. The reenactment was carried out utilizing Sentaurus TCAD. Based on the recreation and experimental comes about, the required creation handle parameters, which permit accomplishing the upgraded breakdown voltage, were obtained.

“A. Breed and K. P. Roenker”, [14]. Since of their predominant scaling characteristics and decreased brief channel impacts, multi-gate MOSFETs are being considered for supplanting routine planar silicon MOSFETs in computerized applications. At the same time, changes within the tall recurrence capabilities of ordinary MOSFETs have made them progressively alluring for RF applications.

“L. Cao, Z. Liu, Y. Zhang, C. Zhang and R. Zhao”, [15]. The disappointment of patch joints on Cu-Fe-P lead outline of control MOSFETs was found after long term administrations. The microstructures of fizzled and quickened test patch joints have been examined in detail in arrange to discover out the disappointment mechanism.

### III. CONSTRUCTION AND WOKING OF MOSFET

#### 3.1 - Symbol of Different Type MOSFETs



**Fig (a) - Symbols of Different types of MOSFET**

Distinctive sorts of images for MOSFET are showed up in figure (a). The fundamental piece chart is showed up in figure (b). The recognize of MOSFET is showed up in figure (c). The Working Run the show of the MOSFET depends on the metal oxide capacitor (MOS) that's the elemental piece of the MOSFET. The oxide layer presents among the source and channel terminal. It tends to be set from p-type to n-type by applying positive or negative entryway voltages separately. When apply the positive entryway voltage the openings display beneath the oxide layer with a nefarious control and openings are pushed slipping through the substrate. The

shirking area populated by the bound negative charges which are related of the acceptor particles.




Fig (b) - MOSFET Block Diagram




Fig (c) - Types of MOSFET

3.2 - Types of Enhancement MOSFETs

- N Channel Enhancement Type MOSFETs
- P Channel Enhancement Type MOSFETs

3.2.1 - N Channel Enhancement Type MOSFETs

- A delicately doped P-type substrate shapes the body of the gadget and the source and deplete are intensely doped with N-type pollutions appeared in figure (d).
- N-channel has electrons as lion's share carriers.
- The connected door voltage is positive to turn "ON" the device.
- It has lower inalienable capacitance and littler intersection ranges due to the tall portability of electrons which makes it to function at tall exchanging speeds.
- It contains emphatically charged contaminants which makes the N-channel MOSFETs to turn on prematurely.
- Drain resistance is moo compared to P-type.




Figure (d): Construction of N Channel Enhancement Mode MOSFET

3.2.2 - P Channel Enhancement Type MOSFETs

- A delicately doped N-type substrate shapes the body of the gadget and the source and deplete are intensely doped with P-type impurities.
- P-channel have gaps as larger part carriers.
- It has higher characteristic capacitance and portability of gaps is moo which makes it to function at moo exchanging speed compared to N-type.
- The connected entryway voltage is negative to turn "ON" the device.
- Drain resistance is higher compared to N-type.




Figure (e) - Construction of P Channel Enhancement Mode MOSFET

3.3 - Types of Depletion MOSFETs

- N Channel Depletion Type MOSFET
- P Channel Depletion Type MOSFET

3.3.1 - N Channel Depletion Type MOSFET

- The N-type semiconductor forms the substrate and the source and drain are heavily doped with N-type impurities shown in figure (f).
- The applied gate voltage is positive.
- The channel is depleted of its free holes.




Figure (f) - Construction of N Channel Depletion Type MOSFET

### 3.3.2 - P Channel Depletion Type MOSFETs

- The P-type semiconductor forms the substrate and the source and drain are heavily doped with N-type impurities shown in figure (g).
- The applied gate voltage is negative.
- The channel is depleted of its free electrons. The channel is depleted of its free holes.




Figure (g) - Construction of P Channel Depletion Type MOSFETs

## IV. ADVANTAGES AND DISADVANTAGES AND APPLICATIONS

### 4.1 – ADVANTAGES

Following are the benefits or advantages of MOSFET:

- They can be operated in either enhancement mode or depletion mode.
- They have much higher input impedance compare to JFET.
- They have high drain resistance due to lower resistance of channel.
- They are easy to manufacture.
- They support high speed of operation compare to JFETs

### 4.2 – DISADVANTAGES

Following are the disadvantages of MOSFET:

- In MOSFET, the layer between Gate and Channel is very fragile which is vulnerable to electro-static damage during installation. It requires well designed circuit to avoid the issue.
- MOSFET is very susceptible to overload voltages, hence special handling is required during installation.

### 4.3 – APPLICATIONS

- MOSFET amplifiers are extensively used in radio frequency applications.
- It acts as a passive element like resistor, capacitor and inductor.
- DC motors can be regulated by power MOSFETs.
- High switching speed of MOSFETs make it an ideal choice in designing chopper circuits.

## V. CONCLUSION

It can be concluded that the transistor requires current whereas MOSFET requires a voltage. The driving requirement for the MOSFET is much better, much simpler as compared to a BJT.

## REFERENCES

- [1] S. K. Mohapatra, K. P. Pradhan and P. K. Sahu, "Effect of channel & gate engineering on Double Gate (DG) MOSFET-A comparative study," *2012 International Conference on Emerging Electronics*, 2012, pp. 1-3, doi: 10.1109/ICEmElec.2012.6636265.
- [2] X. Sun, V. Moroz, N. Damrongplisit, C. Shin and T. K. Liu, "Variation Study of the Planar Ground-Plane Bulk MOSFET, SOI FinFET, and Trigate Bulk MOSFET Designs," in *IEEE Transactions on Electron Devices*, vol. 58, no. 10, pp. 3294-3299, Oct. 2011, doi: 10.1109/TED.2011.2161479.
- [3] A. Porzio, G. Busatto, F. Velardi, F. Iannuzzo, A. Sanseverino and G. Curro, "Experimental and 3D Simulation Study on the Role of the Parasitic BJT Activation in SEB/SEGR of Power MOSFET," *2005 8th European Conference on Radiation and Its Effects on Components and Systems*, 2005, pp. PC23-1-PC23-8, doi: 10.1109/RADECS.2005.4365576.
- [4] K. Takao, Y. Hayashi and H. Ohashi, "Study on High Frequency Limitation of SJ-MOSFET/SiC-SBD pair in Comparison with Normal MOSFET/SiC-SBD pair," *2007*

- Power Conversion Conference - Nagoya*, 2007, pp. 1030-1034, doi: 10.1109/PCCON.2007.373093.
- [5] G. K. Saramakala, S. Jit and P. K. Tiwari, "ATLAS™ based simulation study of the electrical characteristics of dual-metal-gate (DMG) fully-depleted (FD) recessed-source/drain (Re-S/D) SOI MOSFETs," *2014 International Conference on Advances in Electrical Engineering (ICAEE)*, 2014, pp. 1-4, doi: 10.1109/ICAEE.2014.6838458.
- [6] G. Consentino and G. Ardita, "A simplified and approximate power MOSFET intrinsic capacitance simulation: Theoretical studies, measures and comparisons," *2008 IEEE International Symposium on Industrial Electronics*, 2008, pp. 38-43, doi: 10.1109/ISIE.2008.4676904.
- [7] C. Urban *et al.*, "Radio-Frequency Study of Dopant-Segregated n-Type SB-MOSFETs on Thin-Body SOI," in *IEEE Electron Device Letters*, vol. 31, no. 6, pp. 537-539, June 2010, doi: 10.1109/LED.2010.2045220.
- [8] L. Fairouz, R. Djamil, G. Kamel and K. Aicha, "A two dimensional analytical model study of the performance of junctionless trial-material cylindrical surrounding-gate MOSFET," *2016 International Semiconductor Conference (CAS)*, 2016, pp. 195-198, doi: 10.1109/SMICND.2016.7783083.
- [9] S. R. Biswas, K. Datta, E. Rahman, A. Shadman and Q. D. M. Khosru, "Quantum ballistic simulation study of InGaAs/InAs/InGaAs quantum well MOSFET: Effects of doping and physical device parameters," *2014 IEEE International Conference on Semiconductor Electronics (ICSE2014)*, 2014, pp. 36-39, doi: 10.1109/SMELEC.2014.6920789.
- [10] M. S. Sarker, A. -M. Sabbik, M. M. Islam, M. N. K. Alam and M. R. Islam, "Gate dielectric dependent performance of GNR MOSFET: A tight binding study," *2016 9th International Conference on Electrical and Computer Engineering (ICECE)*, 2016, pp. 403-406, doi: 10.1109/ICECE.2016.7853942.
- [11] T. Funaki, "A study on gate voltage fluctuation of MOSFET induced by switching operation of adjacent MOSFET in high voltage power conversion circuit," *2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo)*, 2013, pp. 113-118, doi: 10.1109/EMCCompo.2013.6735183.
- [12] Y. Zhang, Z. Lin, J. Zhang and Y. Dai, "Vertical GaN MOSFETs with Over 1.6 kV breakdown voltage: A theoretical studying," *2018 1st Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia)*, 2018, pp. 199-202, doi: 10.1109/WiPDAAsia.2018.8734683.
- [13] Y. V. Amelin, A. Y. Krasukov and E. A. Artamonova, "Experimental and TCAD Study of Breakdown Voltage Enhancement of high-voltage MOSFETs," *2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)*, 2020, pp. 1760-1766, doi: 10.1109/EIConRus49466.2020.9039032.
- [14] A. A. Breed and K. P. Roenker, "A small-signal, RF simulation study of multiple-gate and silicon-on-insulator MOSFET devices," *Digest of Papers. 2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2004.*, 2004, pp. 294-297, doi: 10.1109/SMIC.2004.1398227.
- [15] L. Cao, Z. Liu, Y. Zhang, C. Zhang and R. Zhao, "Mechanistic study of failed SnPb/Cu-Fe-P solder joints in power MOSFET," *2014 15th International Conference on Electronic Packaging Technology*, 2014, pp. 1104-1107, doi: 10.1109/ICEPT.2014.6922837.