Enhanced Bandwidth And Slew Rate Validation of A Class AB Voltage Follower Using 22nm CMOS Technology

Ramanarmada. M¹, Sridevi. P² ¹Dept of ME (VLSI Design) ²HOD, Dept of ECE ^{1, 2} Sri Ramanujar Engineering College

Abstract- In this recent signal processing application of digital products will have a high priority in bandwidth allocations, in this method of signal transmission and reception will cause additional complication to demodulated original data, it will affect bandwidth and slew-rate due to more signal traffic in today digital world. In this paper, we describe a conventional voltage follower (CNV-VF) with enhanced bandwidth and slew rate with static power dissipations. We propose a method of CNV-AB-VF can boost the maximum output current without increasing the static power dissipations and enhanced the slew rate using some more additional transistors, and here this proposed work will compare CNV-AB-VF method to existing method of CMOS FVF. Finally, this work developed in TANNER EDA, and compared all the parameters in terms of area, delay and power

Keywords- 130nm Technology, 22nm technology, MOSFET circuits, negative feedback, voltage follower (VF), wide bandwidth (BW)

I. INTRODUCTION

The bandwidth (BW) of the CMOS voltage follower is given approximately by $BW_{CNV} = g_{m1}/2\pi C_L$, where g_{m1} is the transconductance of M_1 and C_L is the load capacitance. The negative slew rate (SR⁻) of the circuit is limited by the bias current I_B to a value $SR^- = I_B / C_L$, while the positive slew rate (SR⁺) can have a relatively large value, since the maximum positive output current is not limited by I_B . In practice, a symmetrical slew rate (SR) is desirable, since the lowest of the positive and negative SRs limits the large signal speed. This means that in practice, the SR corresponds to min $\{SR^+, SR^-\}$. Both the SR and the BW can be increased at the expense of increasing I_B and consequently the static power dissipation. In the modern sub-micrometer CMOS technology, low power consumption is a key requirement for increasing the battery life of portable systems. Class AB VFs (CNV- AB-VFs) can boost the maximum negative output current (and consequently SR⁻) without increasing the static power

dissipation essentially. Till date, many different CNV-AB-VFs have been reported that have improved the SR without improving the BW. Often, the desired class AB operation is achieved at the expense of increasing the supply voltage, the power dissipation, circuit complexity, and the silicon area. For high-speed applications, both the SR and the BW are equally important.

Three figures of merits can be used to characterize and compare the performance of VFs. First, the current enhancement figure of merit, FOM_{CE} = I_{outMAX}/I_{Qtotal} , where I_{outMAX} is the maximum output current and I_{Qtotal} is the total quiescent current. This is related to the SR improvement and the large signal performance of the circuit. Second, the BW figure of merit, FOM_{BW} = BW(MHz) C_L (pF)/ P^Q (μ W), where P^Q is the total quiescent power dissipation of the circuit. Since FOM_{CE} determines the speed limitation for large signals and FOM_{BW} limits the speed of small signals, a third global speed figure of merit [6], [7] can also be defined that corresponds to the geometric mean of the previous two figures of merit FOM_{GLB} = (FOM_{CE}FOM_{BW})^{1/2}.

In this paper, we propose to design voltage followers using 22nm technology to achieve the following advantages like: low power, high density, Low area and Less hardware complexity. We proved this by demonstrating using the voltage followers like CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF.

II. VOLTAGE FOLLOWERS

A. CONVENTIONAL VF (CNV-VF)

A voltage buffer amplifier is used to transfer a voltage from a first circuit, having a high output impedance level, to a second circuit with a low input impedance level. The interposed buffer amplifier prevents the second circuit from loading the first circuit unacceptably and interfering with its desired operation. Fig. 1 shows a Conventional Voltage Follower with 3 transistors M_1 , M_2 and M_B used. It is the basic architecture for all voltage followers.



B. FLIPPED VOLTAGE FOLLOWER (FVF)



Fig. 2 shows a class AB flipped VF (FVF) with an additional transistor M_{1AB} , which operates as a CNV-VF and can improve SR⁺. However, its output swing is limited by the gate–source voltage of M_2 . The input/output peak-to-peak swing is given by $V_{inpp} = V_T - V_{DSsat}$, where V_T is the threshold voltage of the transistor. This swing is very small and independent of the supply voltage. This is a very serious limitation, since in the modern technology, lower values of threshold voltage ($V_T 0.4$ V) are used. Maximum peak output signals of the circuit with a low distortion are on the order of only 0.15V.

C. CONVENTIONAL CLASS AB VF (CNV-AB-VF)

Fig. 3 shows a CNV- AB-VF that has a resistor R_L inserted between the drain of M_1 and V_{DD} . M_1 and M_2 have equal quiescent currents I_B . It can be considered as a dynamic FVF without the swing limitations of the circuit in Fig. 2, since the dc operating points at node V_x is independent of the dc operating point at node V_Y and they are connected in the presence of ac signals.



The Circuit in Fig. 3 operates as follows: transient variations in V_{in} generate variations in V_x which are 180° out of phase with V_{in} . These variations are transferred from node V_x to node V_{y} using a capacitor C_{BAT} that acts as a floating battery for fast changes in V_x . Furthermore, R_{large} and C_{BAT} form a high-pass circuit for signals passing from V_X to V_Y . This changes the current of M2 as a function of the variations in Vin. Negative (positive) values of Vin lead to positive (negative) values in V_x and V_y , which increase (decrease) the dynamic drain current of M_2 . This leads to maximum negative output currents that can be essentially larger than I_B and therefore much higher negative SR than the CNV-VF. An additional advantage of the SR enhancement circuit (R_L , R_{large} , and C_{BAT}) is that the local negative feedback through C_{BAT} in the presence of ac signal decreases the output impedance of the follower by the gain $1 + g_{m2} R_L$ of the negative feedback loop. This also helps to enhance the BW of the follower. In the circuit shown in Fig. 3, both the BW and the maximum negative output current (and SR⁻) increase with R_L . However, the increase of R_L leads to a decrease in the maximum positive output current (and in the SR⁺), since it is in series with the drain of M_1 . This does not allow optimizing SR⁺, SR⁻, and BW simultaneously.

D. PROPOSED CLASS AB VF (PRP-AB-VF)

The proposed VF is shown in Fig. 4. It overcomes the limitations of the FVF shown in Fig. 2 and of the CNV-AB-VF shown in Fig. 3. It is derived by merging the conventional

follower in Fig. 1 with the circuit in Fig. 3. This is done by adding a transistor M_{1AB} connected as a CNV-VF. M_{1AB} can provide a large positive output current which is independent of the value of R_L . To maintain equal quiescent power dissipation as the CNV-AB-VF and the CNV-VF, the current mirror ratio W_{2P}/W_B of the proposed VF is 1:1 where W_{2P} and W_B are the widths of M_{2P} and M_B . The PRP-AB-VF can deliver simultaneously nearly symmetric and large maximum positive and negative output currents and exhibits moderate-to-high BW enhancement with little area overhead and with the same static power dissipation, as the CNV-VF in Fig. 1. The PRP-AB-VF is intended to be used as a buffer for amplifiers.



Fig 4 PRP-AB-VF

III. VOLTAGE FOLLOWERS USING 130nm CMOS TECHNOLOGY

When Voltage followers are constructed using 130nm CMOS technology, we may observe the following disadvantages: High power, Low density, High area and Hardware complexity is more. We have proved this by implementing the voltage followers using Tanner EDA tool.





Fig 5 waveforms of CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF in 130nm Technology

The Fig 5 shows the input and output waveforms obtained in W-Edit for the voltage followers CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF. It is obtained by drawing the schematics in S-Edit.

```
* BEGIN NON-GRAPHICAL DATA
Power Results

VVDD from time 0 to 0.0005

Average power consumed -> 6.704188e-011 watts

Max power 5.618213e-010 at time 2.84375e-006

Min power 1.734138e-012 at time 6.09688e-005
   END NON-GRAPHICAL DATA
                                                              0.01 seconds
0.01 seconds
0.00 seconds
   Parsing
   Setup
DC operating point
Transient Analysis
                                                              0.04 seconds
   Overhead
                                                               0.86 seconds
   Total
                                                              0.93 seconds
* Simulation completed
* End of T-Spice output file
                         SRAPHICAL DATA
             Yom time 0 to 0.0005

= power consumed => 1.6063268-006 watts

war 3.9502198-006 at time 2.221008-005

war 3.4195308-007 at time 7.310788-006
    END NON-GRAPHICAL DATE
       EGIN NON-GRAPHICAL DATA
SUREMENT RESULTS
       AY = not found
Trigger = not found
Target = not found
          operating point
naient Analysis
    Simulation completed
End of T-Spice output file
```

BEGIN NON-GRAPHICAL DATA

Power Results VVDD from time 0 to 0.0005 Average power consumed -> 2.407252e-000 watta Max power 2.589388e-008 at time 0.000220963 Min power 2.385435e-008 at time 0.000485753

* END NON-GRAPHICAL DATA

122			
•	Parsing 0	.00	seconds
•	Setup 0	- 1.5.22	seconds
•	DC operating point 0	.00	seconds
*	Transient Analysis 2	. 36	seconds
*	Overhead 0	.80	seconds
*			
÷	rotal 3	.17	seconds
*	simulation completed		
4	End of T-Spice output file		



The Fig 6 shows the Power reports obtained in L-Edit for the voltage followers CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF. It is obtained by drawing the schematics in S-Edit.

IV. VOLTAGE FOLLOWERS USING 22nm CMOS TECHNOLOGY

The 22nm Technology is the latest technology introduced in 2014. When Voltage followers are constructed using this CMOS technology, we may observe the following

advantages: Low power, High density, Low area and Hardware complexity is less. We have proved this by implementing the voltage followers using Tanner EDA tool.

The Fig 7 shows the input and output waveforms obtained in W-Edit for the voltage followers CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF. It is obtained by drawing the schematics in S-Edit. We may observe that the output follows the input in a more precise way.



Fig 7 waveforms of CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF in 22nm Technology

The Fig 8 shows the Power reports obtained in L-Edit for the voltage followers CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF. It is obtained by drawing the schematics in S-Edit. We may observe that the Power of voltage followers is relatively lower in 22nm when compared to 130nm.



Fig 8 Power Reports of CNV-VF, FVF, CNV-AB-VF and PRP-AB-VF in 22nm Technology

V. COMPARISON OF VOLTAGE FOLLOWERS USING 130nm AND 22nm CMOS TECHNOLOGY

We have compared the various parameters of Voltage followers like number of MOSFETs, Silicon area, Supply voltage, Bias current, Load capacitance, Output Voltage, Quiescent Power, Maximum output current, Total quiescent current and Figure of Merits. The following Table shows the obtained results.

	Analysi	s, Compari	ison, and Ex With Enl	xperimental nanced Ban	Validation	of a Class	AB Voltage	Follower		
	Existing work (130 nm)				Proposed work (22nm)					
	CNV- VF	FVF	CNV- AB-VF	CNV- AB-VF	CNV-VF	FVF	CNV- AB-VF	CNV- AB-VF		
MOOTTIN	2	2	Reported	Proposed	-	2	Reported	Proposed		
MOSFET'S	3	3	3	4	3	3	- 5	4		
Silicon Area (nm)	390	390	390	520	66	66	66	88		
Supply (V)	2	2	2	2	1.8	1.8	1.8	1.8		
I _{Bias} (nA)	0.1	1	5	5	0.1	1	1	1		
Load Cap(pf)	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1		
Vout Max+(mV)	820	520	765	740	700	450	700	710		
Quiescent	2.3	366.04	0.0247	0.0248	0.3122	5.466	0.0923	1.7781		
Power(uW)	uW	uW	uW	uW	nW	nW	nW	nW		
	Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follow									
	With Enhanced Bandwidth and Slew Rate									
	Existing work (130 nm)				Proposed work (22nm)					
	CNV-	FVF	CNV-	CNV-	CNV-VF	CNV-VF FVF CNV- CNV-				
	VF		AB-VF	AB-VF			AB-VF	AB-VF		
TOTAL			Reported	Proposed			Reported	Proposed		
loutMax(mA)	0.95	0.87	Reported 0.9	Proposed 0.975	0.45	0.37	Reported 0.4	Proposed 0.475		
IqTotal (mA)	0.95	0.87	Reported 0.9 5	Proposed 0.975 5	0.45	0.37	Reported 0.4	Proposed 0.475 1		
IqTotal (mA) BW (Mhz)	0.95 0.1 3.4	0.87	Reported 0.9 5 18	Proposed 0.975 5 50	0.45	0.37	Reported 0.4 1 35	Proposed 0.475 1 70		
IoutMax(mA) IqTotal (mA) BW (Mhz) FOMCE =	0.95 0.1 3.4 1.5	0.87 1 13.4 14.5	Reported 0.9 5 18 3.2	Proposed 0.975 5 50 19.5	0.45 0.1 20 2.3	0.37 1 28 19.8	Reported 0.4 1 35 5.6	Proposed 0.475 1 70 25.5		
IoutMax(mA) IqTotal (mA) BW (Mhz) FOMCE = IoutMax / IqTotal	0.95 0.1 3.4 1.5	0.87 1 13.4 14.5	Reported 0.9 5 18 3.2	Proposed 0.975 5 50 19.5	0.45 0.1 20 2.3	0.37 1 28 19.8	Reported 0.4 1 35 5.6	Proposed 0.475 1 70 25.5		
IqTotal (mA) IqTotal (mA) BW (Mhz) FOMCE = IoutMax / IqTotal FOMBW = (BW*CL)/PO	0.95 0.1 3.4 1.5 820	0.87 1 13.4 14.5 520	Reported 0.9 5 18 3.2 765	Proposed 0.975 5 50 19.5 740	0.45 0.1 20 2.3 700	0.37 1 28 19.8 450	Reported 0.4 1 35 5.6 700	Proposed 0.475 1 70 25.5 710		
IoutMax(mA) IqTotal (mA) BW (Mhz) FOMCE = IoutMax / IqTotal FOMBW = (BW*CL)/PQ FOMGLB = (FOMCE*FO	0.95 0.1 3.4 1.5 820 2.8	0.87 1 13.4 14.5 520 2.03	Reported 0.9 5 18 3.2 765 15	Proposed 0.975 5 50 19.5 740 41.6	0.45 0.1 20 2.3 700 28.8	0.37 1 28 19.8 450 30	Reported 0.4 1 35 5.6 700 210	Proposed 0.475 1 70 25.5 710 280		

Table 1 Comparison of Various Parameters in 130nm and22nm technology

We may observe that all parameters are relatively optimized in 22nm technology. We have achieved the highest Global figure of merit for all the voltage followers in 22nm. This proves that 22nm technology is more advantageous and accurate.



Fig 9 Bar chart of Silicon areas of VFs in 130nm and 22nm

The Fig 9 shows the bar chart of Silicon area of all voltage followers in 130nm and 22nm technology. The silicon area is relatively lower in 22nm. Which in turn reduces the size of the chip required.



Fig 10 Line chart of Voltages of VFs in 130nm and 22nm

The Fig 10 shows the line chart of input and output voltages of all voltage followers in 130nm and 22nm technology. The 22nm consumed the voltage less and lowered the output voltage as much as it can.

VI. CONCLUSION

A simple modification to the VLSI technology used has been done by replacing the 130nm CMOS technology with 22nm CMOS technology. The 22nm technology consecutively improved the bandwidth and positive, negative slew rates and lowered the silicon area. This has been demonstrated by experimenting all the voltage followers in tanner. It has been shown that the proposed technology has the highest global figure of merit of all the VFs reported in the literature. It has 13 times higher current efficiency and 14.8 times higher FOM_{BW} than the VFs in 130nm with the same power dissipation.

REFERENCES

- R. G. Carvajal et al., "The flipped voltage follower: A useful cell for low-voltage low-power circuit design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1276–1291, Jul. 2005.
- [2] A. J. Lopez-Martin, J. Ramirez-Angulo, R. G. Carvajal, and L. Acosta, "Powerefficient class AB CMOS buffer," Electron. Lett., vol. 45, pp. 89–90, Jan. 2009.
- [3] J. Ramirez-Angulo, A. J. Lopez-Martin, R. G. Carvajal, and F. M. Chavero, "Very low-voltage analog signal processing based on quasi-floating gate transistors," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 434–442, Mar. 2004.
- [4] A. L. Martin, J. M. A. Miguel, L. Acosta, J. Ramirez-Angulo, and R. G. Carvajal, "Design of two-stage class AB CMOS buffers: A systematic approach," Etri J., vol. 33, pp. 393–400, Jun. 2011.
- [5] M. P. Garde, A. J. Lopez-Martin, and J. Ramirez-Angulo, "Powerefficient class-AB telescopic cascode opamp," Electron. Lett., vol. 54, no. 10, pp. 620–622, 2018.
- [6] A. Paul, J. Ramírez-Angulo, and A. Torralba, "Bandwidth-enhanced high current efficiency class-AB buffer with very low output resistance," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 11, pp. 1544– 1548, Nov. 2018.
- [7] S. Pourashraf, J. Ramirez-Angulo, A. J. Lopez-Martin, and R. González- Carvajal, "A highly efficient composite class-AB-AB miller op-amp with high gain and stable from 15 pF up to very large capacitive loads," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 26, no. 10, pp. 2061–2072, Oct. 2018. 49
- [8] E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba, and R. G. Carvajal, "0.7-V three-stage class-AB CMOS operational transconductance amplifier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, no. 11, pp. 1807– 1815, Nov. 2016.
- [9] M. Jimenez, A. Torralba, R. G. Carvajal, and J. Ramirez-Angulo, "A new lowvoltage CMOS unity-gain buffer," in Proc. IEEE Int. Symp. Circuits Syst., May 2006.
- [10] J. Ramirez-Angulo, A. J. Lopez-Martin, R. G. Carvajal, A. Torralba, and M. Jimenez, "Simple class-AB voltage follower with slew rate and bandwidth enhancement and no extra static power or supply requirements," Electron. Lett., vol. 42, pp. 784–785, Jul. 2006.
- [11] K. Ogata, Modern Control Engineering, 5th ed. Upper Saddle River, NJ, USA: Prentice-Hall, 2010.
- [12] B. Razavi, Design of Analog CMOS Integrated Circuits (Electrical and Computer Engineering). New York, NY, USA: cGraw-Hill, 2005.
- [13] I. M. Filanovsky, J. Järvenhaara, and N. T. Tchamov, "Source follower: A misunderstood humble circuit," in

Proc. IEEE 56th Int. Midwest Symp. Circuits Syst. (MWSCAS), Aug. 2013, pp. 185–188.

- [14] J. T. Santos and R. G. Meyer, "A one-pin crystal oscillator for VLSI circuits," IEEE J. Solid-State Circuits, vol. 19, no. 2, pp. 228–236, Apr. 1984.
- [15] T. C. Carusone, D. Johns, and K. Martin, Analog Integrated Circuit Design, 2nd ed. Hoboken, NJ, USA: Wiley, 2012.50
- [16] J. Ramirez-Angulo, S. Gupta, R. G. Carvajal, and A. J. Lopez-Martin, "New improved CMOS class AB buffers based on differential flipped voltage followers," in Proc. IEEE Int. Symp. Circuits Syst., May 2006.
- [17] C. Sawigun, A. Demosthenous, X. Liu, and W. A. Serdijn, "A compact rail-torail class-AB CMOS buffer with slew-rate enhancement," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 8, pp. 486–490, Aug. 201