# **A Literature Survey on Golay Codes**

# Urvashi Verma<sup>1</sup>, Ashish Duvey<sup>2</sup>

<sup>1</sup>Dept of Electronics and Communication Engineering <sup>2</sup>Assistant Professor, Dept of Electronics and Communication Engineering <sup>1, 2</sup>S.R.C.E.M., Banmore, Morena, (M.P.), INDIA

Abstract- The current world of digital communication secure data communication prime task. Data coding decoding explore a variety of applications of the theory of arithmetic and computation. In the fields of cryptography and cryptanalysis as well as in the field of digital communication. For the improvement of security of the codes using the Galious field (G.F.). Computation over finite fields (also called Galois fields) is an active area of research in number theory and algebra, and finds many applications in cryptography, error control coding and combination design. In this survey paper shows the literature review of golay code in digital communication. A bird eye review for Golay code is presented in this research work. A Golay code is presented addressing the error correcting phenomena. This is used in field programmable gate array (FPGA). There are various researchers presents there techniques for correcting the error check. This research work reviews that work.

*Keywords*- Architecture, decoder, encoder, field programmable gate array (FPGA), Golay code.

## I. INTRODUCTION

The Golay code was presented in [2] to address error correcting phenomena. The binary Golay code (G23) is represented as (23, 12, 7), while the extended binary Golay code (G24) is as (24, 12, 8). The extended Golay code has been used extensively in deep space network of JPL-NASA as well as in the Voyager imaging system [6]. In addition, Golay code plays a vital role in different applications like coded excitation for a laser [7] and ultrasound imaging due to the complete sidelobe nullification property of complementary Golay pair. All these applications need generation of Golay sequence, which is fed as trigger to the laser modules. However, for generating Golay code an automatic pattern generator is used, which is of very high cost. To combat this problem, a hardware module programmed to yield a Golay encoded codeword may be used. Golay decoder is used extensively in communication links for forward error correction. Therefore, a high speed and high throughput hardware for decoder could be useful in communication links for forward error correction. Communication is important in our daily lives. We use phones, satellites, computers and other devices to send messages via a channel to a receiver.

Page | 68

Unfortunately, most types of communication are subject to noise, which can cause errors in the messages that are sent. Especially when sending messages is a difficult or expensive task, for example in satellite communication, it is important to find ways of minimizing the occurrence of errors. This is the central idea in coding theory: what message was sent given what we received? To make this problem as simple as possible, we use error correction codes. The main idea is to add redundancy to messages that allows us to identify and correct errors that may occur. This thesis deals with a specific type of error-correcting code, the extended Golay code G24, named after the Swiss mathematician Marcel J.E. Golay (1902-1989). He used mathematics to solve real problems, one of which was the question of how to send messages from satellites through space. Golay Extended Code was used to send Voyager 1 and 2 images of Jupiter and Saturn. With the extended Golay code we are talking about a specific group of Mathieu, M24, as it is strongly related to the code. This group bears the name of the French mathematician Emile Léonard Mathieu (1835-1890). The last part of this thesis describes four geometrical figures with which we can visualize the properties of G24 and M24.

# **II. BACK GROUND**

There are two closely related binary Golay codes. The **extended binary Golay code**,  $G_{24}$  (sometimes just called the "Golay code" in finite group theory) encodes 12 bits of data in a 24-bit word in such a way that any 3-bit errors can be corrected or any 7-bit errors can be detected. The other, the **perfect binary Golay code**,  $G_{23}$ , has code words of length 23 and is obtained from the extended binary Golay code by deleting one coordinate position (conversely, the extended binary Golay code is obtained from the perfect binary Golay code by adding a parity bit). In standard code notation the codes have parameters [24, 12, 8] and [23, 12, 7], corresponding to the length of the code words, the dimension of the code, and the minimum Hamming distance between two code words, respectively.



Fig.1 - Shows the Golay Codes Applying Phenomena

In mathematical terms, the extended binary Golay code  $G_{24}$  consists of a 12-dimensional linear subspace W of the space  $V=\mathbf{F}_2^{24}$  of 24-bit words such that any two distinct elements of W differ in at least 8 coordinates. W is called a linear code because it is a vector space. In all, W comprises  $4096 = 2^{12}$  elements.

- The elements of *W* are called *code words*. They can also be described as subsets of a set of 24 elements, where addition is defined as taking the symmetric difference of the subsets.
- In the extended binary Golay code, all code words have Hamming weights of 0, 8, 12, 16, or 24. Code words of weight 8 are called **octade** and code words of weight 12 are called **dodecads**.
- Octads of the code  $G_{24}$  are elements of the S(5,8,24) Steiner system. There are 759 = 3\*11\*23 octads and 759 complements thereof. It follows that there are  $2576 = 2^{4}*7*23$  dodecads.
- Two octads intersect (have 1's in common) in 0, 2, or 4 coordinates in the binary vector representation (these are the possible intersection sizes in the subset representation). An octad and a dodecad intersect at 2, 4, or 6 coordinates.
- Up to relabeling coordinates, *W* is unique.

The binary Golay code,  $G_{23}$  is a perfect code. That is, the spheres of radius three around code words form a partition of the vector space.  $G_{23}$  is a 12-dimensional subspace of the space  $\mathbf{F}_2^{23}$ .

#### Galois Field

The elements of Galois Field  $af(p^n)$  is defined as:

$$\begin{array}{c} gf(p^n) = (0,1,2,...,p-1) \cup \\ (p,p+1,p+2,...,p+p-1) \cup \\ (p^2,p^2+1,p^2+2,...,p^2+p-1) \cup ... \cup \\ (p^{n-1},p^{n-1}-1,p^{n-1}-2,...,p^{n-1}+p-1) \end{array}$$

where  $p \in P$  and $n \in \mathbb{Z}^+$ . The order of thefield is given by $p^n$  while p is called the characteristicof the field. On the other hand,af as can be guessed,represents Galois Field. Note also that the degree ofpolynomial of each element is at mostn-1.

## 3.2.2 Binary System

In the binary number system or base number system 2, we represent each value with 0 and 1. To convert a system of decimal numbers or a system of base numbers-10 to a binary system, we must represent a decimal number In terms of sums of  $a_n 2^n$  That is, if x is the so-called decimal number then we want to have:

$$x = \sum_{n \in N} a_n 2^n$$

The coefficients 4 are then written in descending order of 7 and all leading zeros are then omitted. The final result becomes the binary representation of the decimal *x*. In the end, the binary system offers another way of representing the elements of a Galois field. The polynomial and binary representation of an element has its own advantages and disadvantages.

Example:

$$19 = \dots + 1 \cdot 2^4 + 0 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0$$

So the binary representation of 19 is 10011 while the elements of  $gf(2^3)$  in binary are:

$$gf(2^3) = (001, 010, 011, 100, 101, 110, 111)$$



The binary prime field F2, which acts in the same way as a Boolean algebra, serves as a great tool for development and analysis of symmetric ciphers, since many of them can be described using Boolean functions. The binary extension fields F2n are used in both public key cryptography in implementing efficient arithmetic and in symmetric key cryptography in designing cipher components. Algebraic attacks on symmetric ciphers rely heavily on the properties of binary fields for the equation generation and solution. In this thesis, we will use algebraic attacks to analyses a collection of stream ciphers not previously analyzed and comment on their susceptibility to these forms of attacks.

# **III. LITERATURE SURVEY**

Mohammad Saidur R. [2020], "Reversible Biosignal Steganography Approach for Authenticating Biosignals using Extended Binary Golay code" - In this work, we develop a reversible bio-signal steganography approach using Extended Binary Golay Code based error correction method. Our proposed method embeds secret message as an error within different types of bio-signals such as ECG, PPG, and EEG. Extended Binary Golay code-based error correction technique is used to encode bio-signal samples before embedding secret message. Three bits of the secret message is embedded in randomly selected bio-signal sample as an error. Later, Extended Binary Golay code-based error correction technique is used to correct errors to reconstruct the biosignal. At the same time, the secret message is retrieved. A pseudo random sequence is used to increase the security of the method as it decreases the cracking probability. Our approach demonstrates the reversibility by means of 0% error rate and PRD in reconstructed bio signal. Additionally, 0% BER in retrieved secret message justifies that approach is reliable. However, the data hiding capacity of our proposed approach depends on the number of samples in cover bio signal. The maximum capacity of our proposed method is three times the

number of samples. Hence proposed method has very high data hiding capacity[1].

Maity, Raj Kumar, et.al.[2019] "An area and power efficient double adjacent error correcting parallel decoder based on (24, 12) extended golay code", In this paper, a new (24; 12) SEC-DED-DAEC code has been proposed based on the extended Golay code. Proposed parallel decoder has been designed and implemented in FPGA and ASIC platforms. The performance of proposed parallel decoder has been compared with the parallel decoder of (24; 12) SEC-DAEC extended Golay code. The proposed (24; 12) SEC-DAEC parallel decoder exhibits better performance in area, delay and power. The parallel decoder of newly proposed code can be employed in protecting SRAMs against MCUs [2].

Nazeri, Morteza et.al. [2018], "An Efficient Architecture for Golay Code Encoder", The Golay codes play important role in ECCs. Recently, authors of have proposed efficient architectures for Golay code encoding, but their architectures cannot work for the message with '0' MS bits. In this paper, new encoding architecture was proposed for Golay code. The developed architecture for Golay code encoder was composed of three units: 1) data path, 2) control unit, and 3) converting unit. These units were designed carefully such that the developed architecture can work with '0' and'1' MSB messages. The developed architecture was implemented on FPGA device. The implementation results verified the correctness of developed architecture at the expense of reasonable area and delay time overhead. As a result, the proposed encoder a architect has a huge potential to become an efficient architecture for implementing Golay codes encoder [3].

Allan Jose et.al. [2017], "FPGA Implementation of Encoder and Decoder for Golay Code"-In this paper presents a simple and more efficient Golay encoding and decoding scheme. The design was implemented in Spartan 6 FPGA. The encoder is based on the Block RAM method, which outperforms the conventional LFSR method. The decoder is based on the syndrome decomposition algorithm with parallel architecture, which has significantly improved the speed of the system. For both the hardware modules, low latency and high throughput is achieved. The encoder and decoder proposed prove to be a promising choice for high speed operations[4].

Pengwei Zhang et.al. [2017], "Design of a High-Throughput Low-Latency Extended Golay Decoder" - A 12 Gb/s high-throughput decoder with low latency is proposed to decode the (24, 12, 8) extended Golay code. The proposed PIMLD decoder provides identical error performances as the IMLD decoder but achieves a much higher throughput. Moreover, it has a latency of merely 5 clock cycles and is therefore very suitable for delay critical communication systems[5].

Pallavi Bhoyar et.al. [2016], "Design of Encoder and Decoder for Golay code ", In this design a Golay code based encoder and decoder architecture using CRC processing technique. This technique is to reduce the circuit complexity for data transmission and reception process. The simulation results state that the Golay code encoder architecture provides the CRC generation technique which is based on conventional LFSR. The encoder and decoder modules for Golay code for can be used for various applications in high-speed communication link [6].

2015, "Efficient Hardware Implementation of Encoder and Decoder for Golay Code", Satyabrata Sarangi, Swapna Banerjee This brief lays out cyclic redundancy check-based encoding scheme and presents an efficient implementation of the encoding algorithm in field programmable gate array (FPGA) prototype for both the binary Golay code (G23) and extended binary Golay code (G24). High speed with low-latency architecture has been designed and implemented in Virtex-4 FPGA for Golay encoder without incorporating linear feedback shift register. This brief also presents an optimized and low-complexity decoding architecture for extended binary Golay code (24, 12, 8) based on an incomplete maximum likelihood decoding scheme. The proposed architecture for decoder occupies less area and has lower latency than some of the recent work published in this area. The encoder module runs at 238.575 MHz, while the proposed architecture for decoder has an operating clock frequency of 195.028 MHz. The proposed hardware modules may be a good candidate for forward error correction in communication link, which demands a highspeed system.[7]

Dec 2012, "A low-complexity soft-decision decoding architecture for the binary extended Golay code" The extended binary Golay code (24, 12, 8) is a well-known short linear block frequency error correction code with remarkable properties. This research work studies the design of a low decision decoding architecture for this code. A dedicated algorithm is introduced which takes advantage of the properties of the code to simplify the decoding process. The results of the simulation show that the proposed algorithm achieves a performance close to the maximum likelihood with a low computational cost. The architecture of the decoder is described and the results of the VLSI synthesis are presented. The soft-resolution decoding of the Golay codes has been studied and the architecture of the decoder has been described. [8] This paper presents a review on Golay code. A binary Golay code is a type of linear error-correcting code used in digital communications. The binary Golay code, along with the ternary Golay code, has a particularly deep and interesting connection to the theory of finite sporadic groups in mathematics. There are various methods for representing Golay code which are defined by numerous researchers are present in this paper.

## REFERENCES

- [1] Satyabrata Rahman, Mohammad Saidur, Ibrahim Khalil, and Xun Yi. "Reversible Biosignal Steganography Approach for Authenticating Biosignals using Extended Binary Golay code." IEEE Journal of Biomedical and Health Informatics (2020).
- [2] Maity, Raj Kumar, Jagannath Samanta, and Jaydeb Bhaumik. "An area and power efficient double adjacent error correcting parallel decoder based on (24, 12) extended golay code." In 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), pp. 1-6. IEEE, 2019.
- [3] Nazeri, Morteza, Abdalhossein Rezai, and Huzain Azis. "An Efficient Architecture for Golay Code Encoder." In 2018 2nd East Indonesia Conference on Computer and Information Technology (EIConCIT), pp. 114-117. IEEE, 2018.
- [4] Jose, Allan, and S. Sujithamol. "FPGA implementation of encoder and decoder for Golay code." In 2017 International Conference on Trends in Electronics and Informatics (ICEI), pp. 892-896. IEEE, 2017.
- [5] Zhang, Pengwei, Francis CM Lau, and Chiu-W. Sham. "Design of a high-throughput low-latency extended golay decoder." In 2017 23rd Asia-Pacific Conference on Communications (APCC), pp. 1-4. IEEE, 2017.
- [6] Bhoyar, Pallavi. "Design of encoder and decoder for Golay code." In 2016 International Conference on Communication and Signal Processing (ICCSP), pp. 1491-1495. IEEE, 2016.
- [7] Satyabrata Sarangi and Swapna Banerjee, "Efficient Hardware Implementation of Encoder and Decoder for Golay Code" IEEE transactions on very large scale integration (VLSI) systems, vol. 23, no. 9, September 2015.
- [8] Amirhossein Alimohammad and Saeed Fouladi Fard, "FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems", IEEE transactions on very large scale integration (VLSI) systems, vol. 22, issue 7, pp.1583-1592, Jul. 2014.

- [9] P. Adde and R. Le Bidan, "A low-complexity softdecision decoding architecture for the binary extended Golay code," in Proc. 19th IEEE International. Conference Electronics, Circuits, System. (ICECS), Dec. 2012, pp. 705–708.
- [10] Patrick Adde, Daniel Gomez Toro, and Christophe Jego,"Design of an Efficient Maximum Likelihood Soft Decoder for Systematic Short Block Codes", IEEE Transaction Signal Process., vol. 60, no. 7, pp. 3914– 3919, Jul. 2012.
- [11] T.-C. Lin, H. –C. Chang, H. –P. Lee, and T.-K. Truong "On the decoding of the (24, 12, 8) Golay Code", International Science., vol. 180, no. 23, pp. 4729–4736 Dec. 2010.
- [12] Yen-Wen Huang and Ying Li, "802.16 Uplink Sounding via QPSK Golay Sequences" vol. 13, no.3PP.152-161, July, 2010.
- [13] S.-Y. Su and P.-C. Li, "Photoacoustic signal generation with Golay coded excitation," in Proc. IEEE Ultrason. Symp. (IUS), Oct. 2010, pp. 2151–2154.
- [14] M.-H. Jing, Y.-C. Su, J. –H. Chen, Z.-H. Chen, and Y. Chang, "High-Speed Low-Complexity Golay Decoder Based on Syndrome weight Determination" in Proc. 7th Int. Conf. Int., Communication, Signal Process, Dec. 2009, pp. 1-4.
- [15] X. –H. Peng, and P. G. Farrell, "On Construction of the (24, 12, 8) Golay Codes", IEEE Trans. Inf. Theory, vol. 52, no. 8, pp. 3669–3675, Aug. 2006
- [16] G. Campobello, G. Patane, and M. Russo, "Parallel CRC Realization" IEEE Trans. Comput., vol. 52, no. 10, pp. 1312-1319, Oct. 2003.
- [17] M. Spachmann, "Automatic generation of parallel CRC circuits", IEEE Des. Test. Comput., vol. 18, no. 3, pp. 108-114, May/Jun. 2001.
- [18] R. Nair, G. Ryan and F. Farzaneh "A Symbol Based Algorithm for Hardware Implementation of Cyclic Redundancy Check (CRC)," in Proc. VHDL Int. Users' Forum, Oct. 1997, pp. 82-87.
- [19] Weixun Cao "Decoder with Optimized Permutation Decoding" Signals, Systems and Computers (ASILOMAR), IEEE Conference, May 1996.
- [20] A.Vardy and Y. Be'eg, "More Efficient Soft Decoding Of The Golay Codes," IEEE Trans. Inf. Theory, vol. 37, no. 3, pp. 667-672, May 1991.
- [21] S. -W. Wei and C. -H. Wei, "On High-speed Decoding of the (23,12,7) Golay Code," IEEE Trans. Inf. Theory, vol. 36, no. 3, pp. 692-695, May 1990.
- [22] J. Snyders and Be' ery, "Maximum likelihood soft decoding of binary block codes and decoders for the Golay codes," IEEE Trans. Inf. Theory, vol. 35, no. 5, pp. 963-975, Sep. 1989.

- [23] D. Abbaszadeh and C. K. Rushforth, Baosheng "VLSI Implementation of a maximum-likelihood decoder for the Golay (24, 12) Code," IEEE J. Sel. Areas Commun., vol. 6 no. 3, pp. 558-565, Apr. 1988.
- [24] Curtis, R. T. "A new combinatorial approach to M24". Mathematical Proceedings of the Cambridge Philosophical Society. 79: 25 42. 1979.
- [25] Golay, Marcel J. E. (1949). "Notes on Digital Coding". Proc. IRE. 37: 65