

# Analysing The performance of Low Power High Speed Full Adders Using Strained Silicon CMOS Technology

Dr.T.Ravichandran<sup>1</sup>, S.Naveena<sup>2</sup>, S.Monishraj<sup>3</sup>, M.Ramkumar<sup>4</sup>

<sup>1</sup>Dean Dept of ECE

<sup>2,3,4</sup>Dept of ECE

**Abstract-** In most of the digital circuits, communication systems and digital signal processing, Adders play a major role since they are the basic blocks. In this paper, the performance of full-adder (FA) circuits has been studied. The full adder circuits were designed using 22 nm Strained Silicon CMOS Technology. The circuits are analyzed in terms of power consumption and delay. To analyze the full adder circuits, we have used Spice tools. The power consumption and delay varies with respect to temperature. These full adder circuits are analyzed with a power supply of 0.8 V.

**Keywords-** Delay, Full-adder (FA), Power consumption.

## I. INTRODUCTION

TODAY, electronic systems have become an inseparable part of our day-to-day life. Digital circuits such as microprocessors, digital communication devices, and digital signal processors, comprise a large part of electronic systems. As the technology develops the scale of integration keeps on increasing hence the usability of such digital circuits is restricted by the amount of area and power consumption. Arithmetic operations play a vital role in various digital systems. Adders are the basic logic circuits used to perform various arithmetic operations such as addition, subtraction, multiplication and division. The fast and accurate operation of a digital system depends upon the performance of the adder. Hence it is essential to design adder with less area and low power consumption. The adders are found not only in Arithmetic Logic Unit but also in various computer processors. The adders can be used to design various high speed multipliers for high performance applications.

In this paper various full-adder circuits has been designed and simulated. Their simulation results has been analysed and verified. The delay and power consumption of these proposed full-adder circuits has been investigated. It is found that the delay and power consumption varies with respect to temperature, such that the delay increases with increases in temperature and power decreases with increase in temperature. The power supply used for the simulation of these various full-adder circuits is 0.8V. The simulation is performed using the Spice tools. The simulation result of these

full-adder circuits are analysed to determine their delay and power consumption.

The delay and power analysis of these various full-adder circuits are compared to determine the efficient full-adder. Since, delay and power consumption varies with respect to temperature; delay and power are always indirectly proportional to each other.

## II. 20-T HYBRID FULL-ADDER (HFA-20T)

This hybrid full-adder circuit consists of 20 transistors. Out of those 20 transistors, some transistors are used as pass transistor model. It consists of 3 inputs and 2 outputs (SUM and Cout). The simulation is performed to analyze the full-adder circuit. High dc-signals are used. Fig. 1 shows the schematic diagram of 20-T HFA.




Fig. 1: 20-T Hybrid Full-Adder

The input and output waveforms for the 20-T HFA circuit is shown in Fig. 2.




Fig. 2: Simulation results of 20-T Hybrid Full-Adder




Fig. 3: The delay analysis




Fig. 4: Delay versus temperature analysis of 20-T Hybrid Full-Adder

The input signal A is triggered and input signal B and Cin are taken as high dc signals. The signal varies with respect to temperature. It is found that the delay increases as the temperature increases. The delay analysis result is represented in fig.3. Fig. 4 plots the variation of delay with temperature and from this plot it is clear that the delay of the

20-T HFA circuit increases with increase in temperature. This may be due to the reduction of effective power consumption because of the increase in thermal leakage. The analysis shows that the power decreases as the temperature and delay increases. The output is represented in fig.5. From Fig. 5 it is understood that the effective power consumption of the 20-T HFA circuit decreases with increase in temperature.




Fig.5: Power Analysis of 20-T Hybrid Full-Adder

**III. 17-T HYBRID FULL-ADDER (HFA-17T)**




Fig. 6: 17-T HYBRID FULL-ADDER

The hybrid full-adder circuit shown in Fig. 6 consists of 17 transistors. Out of those 17 transistors, some transistors are used as pass transistor model. It consists of 3 inputs and 2 outputs (SUM and Cout). The simulations were performed at 300 K to analyze the full-adder circuit.

**IV. 26-T HYBRID FULL-ADDER (HFA-26T) TYPE-I**

The Type-I hybrid full-adder circuit (Fig. 7) consists of 26 transistors. Out of those 26 transistors,

are used as pass transistor model. It consists of 3 inputs and 2 outputs (SUM and Cout). The simulation is performed to analyze the full-adder circuit.

number of transistors compared to the above discussed hybrid full adder architectures. The circuit diagram of 22-T HFA is shown in Fig. 9.




Fig. 7: 26-T HYBRID FULL-ADDER TYPE-I




Fig. 9. 22-T HYBRID FULL-ADDER

**V. 26-T HYBRID FULL-ADDER (HFA-26T) TYPE-II**

**VII. 19-T HYBRID FULL-ADDER (HFA-19T)**




Fig. 8: 26-T HYBRID FULL-ADDER TYPE-II




Fig. 10: 19-T HYBRID FULL-ADDER

The Type-II hybrid full-adder circuit shown in Fig. 8 consists of 26 transistors. Among all the 26 transistors, some transistors are used as pass transistors. It consists of 3 inputs and 2 outputs (SUM and Cout). The simulation is performed to analyze the full-adder circuit. High dc-signals are used.

The hybrid full-adder circuit shown in Fig. 10 consists of 19 transistors. This hybrid full adder has the least number of transistors compared to all other types of hybrid full adders discussed in this paper. Since it uses minimum number of transistors, it has the advantages of less chip area and low power consumption.

**VI. 22-T HYBRID FULL-ADDER (HFA-22T)**

**VIII. COMPARISON**

The 22-T hybrid full-adder circuit has the advantage of less area consumption in the chip because of the minimum

Various Full-Adder circuits are simulated and analyzed their delay and power consumption. The simulation

analysis is displayed in the following table represented as TABLE I

TABLE I COMPARISON BETWEEN VARIOUS FULL-ADDER CIRCUITS

HYBRID FULL-ADDER	DELAY (S)	POWER (W)
HFA-20T	$14.944 \times 10^{-12}$	$12.303 \times 10^{-6}$
HFA-17T	$50.292 \times 10^{-12}$	$13.777 \times 10^{-6}$
HFA-26T TYPE-I	$21.069 \times 10^{-12}$	$9.84892 \times 10^{-6}$
HFA-26T TYPE-II	$53.373 \times 10^{-12}$	$14.965 \times 10^{-6}$
HFA-22T	$41.231 \times 10^{-12}$	$16.614 \times 10^{-6}$
HFA-19T	$52.168 \times 10^{-12}$	$38.334 \times 10^{-6}$

## IX. CONCLUSION

Adders play an important role in various digital circuits. It is essential to design an efficient full-adder circuit with low power consumption. In this paper, various hybrid full-adder circuits has been designed and simulated using SPICE tools. The HFA circuits were designed using 22 nm strained silicon CMOS technology with a power supply of 0.8 V and the SPICE simulations were carried out at 300 K temperature. Finally, in order to investigate the influence of temperature on the circuit performance, temperature was swept from 30<sup>0</sup>C to 110<sup>0</sup>C with a step of 10<sup>0</sup>C. These adders are considered to be the most suitable full adder circuits for future VLSI processors and DSP applications.

## REFERENCE

- [1] N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design*. New York, NY, USA: Addison-Wesley, 1985.
- [2] M. Alioto and G. Palumbo, "Analysis and comparison on full adder block in submicron technology," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 10, no. 6, pp. 806–823, Dec. 2002.
- [3] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," *IEEProc.-Circuits, Devices Syst.*, vol. 148, no. 1, pp. 19–24, Feb. 2001.
- [4] A. M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 10, no. 1, pp. 20–29, Feb. 2002.
- [5] N. Zhuang and H. Wu, "A new design of the CMOS full adder," *IEEE J. Solid-State Circuits*, vol. 27, no. 5, pp. 840–844, May 1992.
- [6] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, "Performance analysis of a low-power high-

speed hybrid 1-bit full adder circuit," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 10, pp. 2001–2008, Oct. 2015

- [7] S. R. Chowdhury, A. Banerjee, A. Roy, and H. Saha, "A high speed 8 transistor full adder design using novel 3 transistor XOR gates," *Int.J. Electron., Circuits Syst.*, vol. 2, no. 4, pp. 217–223, 2008.
- [8] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 1, pp. 25–30, Jan. 2002
- [9] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage-swing nodes," in *Proc. IEEE Workshop Signal Process. Syst. (SiPS)*, Oct. 1999, pp. 713–722.
- [10] I. Hassoune, D. Flandre, I. O'Connor, and J. D. Legat, "ULPFA: A new efficient design of a power-aware full adder," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 2066–2074, Aug. 2010
- [11] P. Kumar and R. K. Sharma, "Low voltage high performance hybrid full adder," *Eng. Sci. Technol., Int. J.*, vol. 19, no. 1, pp. 559–565, 2016. [Online]. Available: <http://dx.doi.org/10.1016/j.jestch.2015.10.001>
- [12] S. Wairya, R. K. Nagaria, and S. Tiwari, "New design methodologies for high-speed low-voltage 1 bit CMOS Full Adder circuits," *Int. J. Comput. Technol. Appl.*, vol. 2, no. 2, pp. 190–198, 2011.
- [13] M. A. Valashani and S. Mirzakuchaki, "A novel fast, low-power and high-performance XOR-XNOR cell," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, vol. 1, May 2016, pp. 694–697.
- [14] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18- $\mu$ m full adder performances for tree structured arithmetic circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 6, pp. 686–695, Jun. 2005.
- [15] M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full-adders for energy-efficient arithmetic applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 4, pp. 718–721, Apr. 2011.