Review Paper To Design A Configurable FIR Filter

Anubhav Shankhwar¹,Shweta Agarwal²

¹Dept of Electronics and comm.

²Assistantce professor, Dept of Electronics and comm.

^{1, 2} RGPV Bhopal (M.P.), SRCEM Banmore, Morena, India

Abstract- Digital filter plays an important role in the field of communication and computation. The Finite Impulse Response (FIR) filter is a digital filter widely used in Digital Signal Processing applications in various fields like imaging, instrumentation, communications, etc. Programmable digital processors signal (PDSPs) can be used in implementing the FIR filter. However, in realizing a large-order filter many complex computations are needed which affects the performance of the common digital signal processors in terms of speed, cost, flexibility, etc. All technique has their merits and demerits. This proposed paper discussion various techniques to minimize the noise from the signal in order to enhance the operating speed. In paper the comparative study of various filters also provided.

Keywords- FIR filter, Multiplier, Digital filter, DSPs, FPGA, MCSA, CSA, DPU, SIPO, PISO, REG.

I. INTRODUCTION

As the word indicates, a filter separates a desired signal from unwanted disturbances. For example, when we want to remove a disturbance such as noise from an audio signal, we design an appropriate filter that passes only the desires signal. But only in a few cases can we remove the disturbance completely and recover the desired signal; most of the time we have to settler for a compromise, most of the disturbance is rejected, most of the signal is recovered. The first candidate in filter is a linear filter. The main reason for this choice is that we have a good understanding of how a linear system operates. It is only when a linear design fails or it yields unsatisfactory results that we look for other solutions, such as nonlinear or, adaptive techniques,

FIR filter plays an important role in digital signal processing, comparing with analogy filter, it has many merits: stability, strong reliability, without voltage floating and noise problem. Besides, its non-recursive construction contributes to its fast operation rate and low error. What' more, its linear phase property makes it used widely in many fields such as differential meter, integrator, image processing, data transmission and so on. FIR filter architecture has multiplier, adder and delay unit. So FIR filter performance is mainly based on multiplier. In this paper presents FIR filter implantation of Booth multiplier using Modified Carry Save Adder (MCSA) and Carry Save Adder (CSA). These techniques are used to improve the performance of delay and Area. The code is written in VHDL and it is simulated in ModelSim 6.3c and synthesis is done in Xilinx ISE 10.1. Finally the design is implemented in Spartan-3 FPGA.

The rest of the paper is organized as follows. In Section 2, the reconfigurable FIR filter architecture is presented. Circuit implementation of the reconfigurable FIR filter chip is then presented in Section 3. In Section 4, physical design and measurement results of the chip are given and discussed. Finally, Section 5 concludes this paper.

II. RECONFIGURABLE FIR FILTER A RCHITECTURE

At first, note that an N-tap FIR filter can be described as

$$y[n] = \sum_{i=0}^{N-1} h_i \cdot x[n-i].$$
 (1)

If a coefficient, hi, is expressed in the CSD format

$$h_i = \sum_{k=0}^{M_i - 1} d_{i,k} \cdot 2^{-p_k}, \text{ we can rewrite (1) as}$$

$$y[n] = \sum_{i=0}^{N-1} \sum_{k=0}^{M_i-1} d_{i,k} \cdot 2^{-p_k} \cdot x[n-i], \qquad (2)$$

Where $d_{i,k} \in \{-I,0, 1\}$, $\rho k \in (0, ..., L\}$; L-I-1 is the length of the coefficients; and Mi is the number of non-zero digits in h_i .

2.1. Digit Processing Unit

Most FIR filters that have been proposed are implemented using a tap as the basic building block. A tap is designed to evaluate the term $h_i .x[n - i]$ in (1) and then several taps constitute an FIR filter. After examining (2)

carefully, one sees that if a basic building block evaluates the term d. $4 \cdot 2$ -Pk $\cdot z[n - i]$, then the flexibility on the number of taps and the number of nonzero digits in each tap can be achieved.

To meet this requirement, a digit processing unit (DPU), as shown in Figure 1, is designed. Control signals are serially shifted into a serial-in-parallel-out (SIPO) register (REG) array on the top during the initialization. In each DPU, three control signals, plus, zero, and shift, are derived from the corresponding digit in the ith tap coefficient, $d_{i,k} \cdot 2^{-Pk}$. The partial term, $d_{i,k} \cdot 2^{-Pk}$. a[n - 21, is evaluated by the multiplier and the shifter. Another control signal, config, controls the multiplexer to select either the buffered or the unbuffered input as the output.

By cascading the DPUs, appropriately configuring the multiplexer in each DPU, and summing up the outputs of the DPUs and the accumulated sum as shown in Figure 2, we can implement an FIR filter with variable number of CSDs in each tap. For the last digit of each tap, the multiplexer in the corresponding DPU selects the buffered input as the output. Even though the architecture depicted in Figure 2 can be implemented directly, usually, it is necessary to insert pipeline registers in the filter to achieve reasonable speed performance.

2.2. Reconfigurable FIR Filter Chip

To illustrate the feasibility of the proposed reconfigurable FIR filter architecture, we designed a reconfigurable 8-DPU FIR chip based on Figure 2.



Figure 1: Digit processing unit.



Figure 2: General reconfigurable FIR filter architecture.

Detailed architecture is shown in Figure 3 and is referred to as a processing element (PE). In order to reduce the area and the latency required for implementing the addition in the filtering process, eight adders are combined to form a single big adder with nine inputs. With different precision in the output of the DPU (15-bit) and the accumulated sum (24bit), we introduce a special sign extension generator. It generates the sum of sign extension bits of 8 DPUs' outputs based on the sign outputs of all DPUs. Finally, the addend outputs of 8 DPUs, the output of the sign extension generator, and the accumulated sum latched in the REG are summed together by an adder. One PE is implemented in the chip so that it is capable of at most 8-digit FIR computation. It is also designed to be cascadable so that the FIR filter with more taps can be implemented.



Figure 3: PE architecture.

The reconfigurable FIR chip consists of one PE, one pseudo-random data generator (PRDG), and one test module (see Figure 4). There are two clock signals: CLK and DumpCLK, where CLK controls the operating speed of the filter and DumpCLK is used to initialize the chip parameters and to output the results. The parameters in each DPU are precalculated based on the filter configuration and then serially shifted into the chip with the ctrl- in signal. Since the chip will be U0 limited, scan-chain is used for both testing and for normal partial sum communication between cascaded chips. The REG in the PE used to store the accumulated sum is replaced by a 24-bit SIPO register array. The scan- in signal is used to store the compensation vector explained below for the first chip or the accumulated sum of the previous chip into the 24-bit SIPO serially while cascading. A pseudo-random data generator is designed to provide the input test patterns in highspeed operation. The data fed into the first DPU can be generated by the pseudorandom data generator or data-in signal. Finally, due to the consideration of the output driving

capability, a test module accumulates the 24-bit output of the adder in the PE with a 32-bit carry-save adder. The result can be serially scanned out at a slower clock rate to verify the functionality of the chip.



Figure 4: Chip block diagram.

III. CIRCUIT IMPLEMENTATION

3.1. Multiplier and shifter

The multiplier is used to multiply the input data x[n - i] by $d_{i,k}$, which has three possible values: 1, 0, and -1. The operation of each bit can be expressed as

$$output = \overline{zero + (plus \oplus input)}.$$
 (3)

If $d_{i,k}$ is 0, the zero signal will be '1' and force the output to be 0 regardless of the input. Otherwise, the zero signal will be '0' and (3) can be rewritten as bar of (output = plus @ input). If the CSD coefficient is 1, the plus signal will be '1' and the output is the same as the input. If the CSD coefficient is -1, the plus signal will be '0' and the output is equivalent to the 1's complement of the input. The one in LSB that needs to be added to form the 2's complement negation is accumulated for all negative digits. This sum forms the compensation vector and will be added by setting the initial value of the accumulator.

A shifter is used to multiply the term $d_{i,k} \cdot z[n - i]$ by 2^{-Pk} where $\rho k \in \{0, \ldots, 7\}$. The shifter performs an arithmetic left shift and expands the 7-bit multiplier output (excluding the MSB) into a 14-bit output as the addend signal by shifting the input left by 7 - ρk bits. Also, zeros are padded at LSB if the CSD coefficient is '1' or '0' and ones are padded if the CSD coefficient is ' - 1'.

3.2. Sign extension generator

In our architecture, the accumulated sum is 24-bit wide but the term $d_ik \cdot z[n - i] \cdot 2$ -pk calculated by the DPU is

only 15-bit wide (14-bit addend signal and I-bit sign signal). While summing them together, it is unwise to extend each of them to the word length of the accumulated sum. It is better to deal with the sign extension bits separately, so that the area and power consumption can be reduced.

A sign extension generator is designed to evaluate the sum of sign extension bits based on eight sign signals. By examining the relation between the number of non-negative sign signals and the sum of the corresponding sign extension bits, a simple implementation of the sign extension generator is designed. The seven most significant bits can be selected through a MUX by examining if there exists any '1' valued sign signal. If the answer is yes, '11 11 11 1' will be selected, '0000000' will be selected otherwise. The three least significant bits are equivalent to the three least significant bits of the binary representation of the number of non-negative sign signals.

3.3. Adder

The adder is used to sum eight 14-bit addend signals from DPUs, one 24-bit acc signal, and one 10-bit sign- extend signal from the sign extension generator. The acc signal corresponds to the compensation vector or the accumulated sum stored in the REG shown in Figure 3. The acc signal is split into two parts where its fourteen LSBs and eight addend signals are compressed into four 14-bit signals by five 14-bit carry-save adders in a two-level arrangement. Its ten MSBs are then added with the sign- extend signal and the above four 14-bit signals by a two-level carry-save adder. Finally, an ELM adder [9] modified to reduce the critical path delay is used to compute the final sum.

IV. IMPLEMENTATIONS AND MEASUREMENTS

Detail circuit design of the reconfigurable FIR filter chip was described in gate level using a hardware description language. Functional verification of the circuit design was conducted using five filters with different digit configurations. Layout was generated through a standard-cell-based design flow. Functional and timing simulations of the layout were carried out. The final layout is approximately 1.74 x 1.64 mm² in a single-poly quadruple-metal 0.35-pm CMOS technology and contains 27035 transistors. The die photo of the fabricated reconfigurable FIR filter chip is shown in Figure 5. There are 8 DPUs arranged in one row and three other blocks: an adder, a pseudo-random data generator, and a test module.



Figure 5: Chip die photo.

The fabricated chip has been tested and its function has been verified. The reconfigurable FIR filter chip can operate correctly at 86 MHz under a supply voltage of 2.5 V and it consumes 16.5 mW. The frequency of the DumpCLK is set to one-fourth of the operating frequency. Table 1 summarizes the major features of the reconfigurable FIR filter chip.

Table 1: Summary of the reconfigurable FIR filter chip.

Clock Frequency	86 MHz
Power Supply	2.5 V
Power Dissipation	16.5 mW
Process Technology	0.35-µm 1P4M CMOS
Transistor Count	27K transistors
Die Size	$1.74 \text{ x} 1.64 mm^2$
Package	40-pin S/B

V. SUMMARY

In this paper, a digit-reconfigurable FIR filter architecture is proposed. The design concepts of the architecture and the circuit are presented. Testing results show that the fabricated chip draws only 16.5 mW from a 2.5-V power supply while running at 86 MHz.

REFERENCES

- J. Mitola, "The Software Radio Architecture," IEEE Communications Magazine, vol. 33, pp. 26-38, May 1995.
- [2] E. Buracchini, "The Software Radio Concept," IEEE Communications Magazine, vol. 38, pp. 138-143, Sept. 2000.
- [3] R. M. Hewlitt and E. S. Swartzlantler Jr., "Canonical Signed Digit Representation for FIR Digital Filters," in Proc. of IEEE Workshop on Signal Processing Systems, 2000, pp.416-426.

- [4] M. Tamada and A. Nishihara, "High-speed FIR Digital Filter with CSD Coefficients Implemented on FPGA," in Proc. of the ASP-DAC, 2001, pp. 7-8.
- [5] Y. M. Hasan, L. J. Karem, M. Falkinburg, A. Helwig, and M. Ronning, "Canonic Signed Digit Chebyshev FIR Filter Design," IEEE Signal Processing Letters, vol. 8, pp. 167-169, June 2001.
- [6] T. Zhangwen, Z. Zhanpeng, Z. Jie, and M. Hao, "A Highspeed, Programmable, CSD Coefficient FIR Filter," in Proc. of 4th International Conference on ASIC, 2001, pp. 397-400.
- [7] K. T. Hong, S. D. Yi, and K. M. Chung: "A High Speed Programmable FIR Digital Filter Using Switching Arrays," in Proc. of IEEE Asia Pacific Conference on Circuits and Systems, 1996, pp. 492-495.
- [8] K. Y. Khoo, A. Kwentus, and A. N. Willson Jr., "A Programmable FIR Digital Filter Using CSD Coefficients," IEEE Journal of Solid-state Circuits, vol. 31, pp. 869-874, June 1996.
- [9] T. P. Kelliher, R. M. Owens, M. J. Irwin, and T.T. Zwang, "ELM-A Fast Addition Algorithm Discovered by a Program," IEEE Transactions on Computers, vol. 41, pp. 1181-1184, Sept. 1992.