# Implementation of Convolution Encoder & Various Decoding Algorithm

Alande Yogesh A<sup>1</sup>, Barve Ashwini D<sup>2</sup>, Attar Arfin I<sup>3</sup>, S. S. Punde<sup>4</sup>, Jadhav Swapnil<sup>5</sup>

<sup>1, 2, 3, 4, 5</sup> E & TC, Savitribai Phule Pune University, Nashik, Maharashtra, India

**Abstract-** Convolution encoding with Viterbi decoding is a good forward error correction technique suitable for channels affected by noise degradation. Fangled Viterbi decoders are variants of Viterbi decoder (VD) which decodes quicker and takes less memory with no error detection capability. Modified fangled takes it a step further by gaining one bit error correction and detection capability at the cost of doubling the computational complexity and processing time.

*Keywords*- Convolution Encoder, Forward Error Correction, Bit Error Rate, Viterbi Decoding.

# I. INTRODUCTION

Convolution coding is a bit-level encoding technique. Convolution codes are used in applications that require good performance with low implementation cost. Using convolution codes a continuous sequence of information bits is mapped into a continuous sequence of encoder output bits. The encoded bits depend not only on current k input bits but also on past input bits. This mapping is highly systematic so that decoding is possible. As compared with the block codes, convolution codes have a larger coding gain.

We are implementing convolution encoder using different decoding algorithm like Viterbi algorithm, Sequential decoding & feedback decoding. Here we have used Viterbi decoding algorithm we are simulating these algorithm in MATLAB & XILINX. In order to check the error probability, efficiency, simplicity, speed, accuracy & Performance.

Also implementing FPGA i.e Flied Programmable Gate Array using XILINX. Implementation of Viterbi decoder on FPGA for performance improvement which is more demanding task.

# II. SYSTEM OVERVIEW



Figure 1. Block diagram of viterbi decoder

The basic units of viterbi decoder are branch metrics, Add compare select and Survivor management unit. Figure 1 shows the general structure of a Viterbi decoder. It consist of three blocks: the branch metric unit (BMU), which computes metric the add–compare–select unit (ACSU), which selects the survivor paths for each trellis state, also finds the minimum path metric of the survivor paths and the survivor management unit (SMU), that is responsible for selecting the output based on the minimum path metric.

Branch Metric Generation Unit – The BMU is the simplest block in the Viterbi decoder design. However, the operation of BMU is crucial as it is the first stage of the Viterbi algorithm and the consequent decoding process depends on all the information it provides. In a hard-decision Viterbi decoder, the BMU design is straightforward since the BMs are the Hamming distances between the received code words and expected branches. For a soft-decision Viterbi decoder, the received code words are quantised into different levels according to the signal strength then the BMU maps the levels of code words into BMs according to their likelihood.

Add Compare Select Unit - The add compare select unit also known by the path metric unit (PMU) calculates new path metric values and decision values. Because each state can be achieved from two states from the earlier stage, there are two possible path metrics coming to the current state. The ACS unit, as shown in figure2.10, adds for each of the two incoming branches the corresponding states path metric, resulting in two new path metrics. The path with the better metric is chosen and stored as the new path metric for current state, while generating a decision bit.

# III. SYSTEM OVERVIEW

The flowchart shows the overall operation of system in accordance with software.



Fig 2: Flowchart of Matlab process.

#### IV. SYSTEM OVERVIEW

#### **Software Description**

## A. MATLAB

The name MATLAB stands for matrix laboratory. MATLAB was originally written to provide easy access to matrix software developed by the LINPACK and EISPACK projects, which together represent the state-of-the-art in software for matrix computation. MATLAB has evolved over a period of years with input from many users. MATLAB is a high-performance language for technical computing. It integrates computation, visualization, and programming in an easy-to-use environment where problems and solutions are expressed in familiar mathematical notation.

#### B. XILINX

Xilinx ISE(Integrated Synthesis Environment) is a software tool produced by Xilinx for synthesis and analysis of HDL designs, enabling the developer to synthesize ("compile") their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. The Xilinx ISE is primarily used for circuit synthesis and design, while ISIM or the Model Sim logic simulator is used for system-level testing.

#### C. TURBO C

C Programming is an ANSI/ISO standard and powerful programming language for developing real time applications. C programming language was invented by Dennis Ritchie at the Bell Laboratories in 1972. It was invented for implementing UNIX operating system. C is most widely used programming language even today. All other programming languages were derived directly or indirectly from C programming concepts.

## Harware Module Of Project



Figure 3. Hardware Module Of Project

#### **Encoding Output: On MATLAB**

Enter	nter Constraint length3														
K =	ζ =														
3	2														
Enter Enter Enter Enter	nter generator vector-G1[100] nter generator vector-G2[111] nter generator vector-G3[10] nter ingut sequence[101100]														
code -	sode =														
Colu	Columns 1 through 15														
1		1	1	٥	1	٥	1	٥	٥	1	٥	1	٥	٥	1
Colu	Columns 16 through 18														
٥		1	1												
						F	ïguı	re 4.							

**Decoding Output: On MATLAB** 

# IJSART - Volume 4 Issue 3 – MARCH 2018

Figure 5.

# V. APPLICATIONS

- AM Receiver.
- PM Receiver.
- FM Receiver.
- TV Receiver.

#### VI. CONCULSION

As we have studied the design of a convolution encoder with a Viterbi decoder that can encode a bit stream of digital information and outputs a code word that has a capability to be transmitted to the destination and then decoded .The encoder was designed with constraint length 4 and rate 1/2.The Viterbi decoder design had been driven in such a way that it would calculate the decoding path with the minimum metric to be passed to the decoder output port.

## REFERENCES

- Shaina Suresh, Ch. Kranthi Rekha, Faisal SaniBala, "Performance Analysis Of Convolution Encoder And Viterbi Decoder Using Fpga" International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 6, December 2012.
- [2] Kanchana Katta, "Design of Convolution Encoder and Viterbi Decoder using MATLAB" International Journal For Research In Emerging Science And Technology, Volume-1, Issue-7, December-2014.
- [3] K. S. Arunlal and Dr. S. A. Hariprasad, An Efficient Viterbi Decoder International Journal of Computer Science, Engineering and Applications (IJCSEA) Vol.2, No.1, February 2012.
- [4] Komal Wayal, Kalpana Gore, Smita Waikule, S.C.Wagaj, "Convolution Encoding And Viterbidecoding Based On Fpga Using Vhdl" International Journal of Advanced Technology in Engineering and Science, Volume No.03, Issue No. 01, January 2015.

- [5] B. Sklar, "Digital Communications: Fundamentals and Applications", 2nd edn, Prentice Hall, 2006.
- [6] C. Arun, and V. Rajamani,. "A Low Power and High Speed Viterbi Decoder Based on Deep Pipelined, Clock Blocking and Hazards Filtering", International Journal of Communications, Network and System Sciences, 6, 2009, pp. 575-582.
- [7] E. Dalia, "Low Power Register Exchange Viterbi Decoder for Wireless Applications", PhD thesis, University of Waterloo, Ontario, 2004.
- [8] G. Fettweis, and H. Meyr," High-Speed Parallel Viterbi Decoding: Algorithm and VLSI Architecture". IEEE Communications Magazine, 1991, pp. 46-55.
- [9] G. Forney, "The Viterbi algorithm", Proceedings of the IEEE, vol.61, no. 3, 1973, pp. 268-278.
- [10] M. Hosemann, R. Habendorf, and P. Gerhard, "Hardware-Software Co design Of A 14.4mbit - 64 State -Viterbi Decoder For An Application-Specific Digital Signal Processor", 2003.
- [11] J. Lin, "High-Speed Viterbi Decoder Design and Implementation with FPGA", Master"s thesis, University of Manitoba, 2000.
- [12] S. Ranpara, "On a Viterbi decoder design for low power dissipation, Master"s thesis", Virginia Polytechnic Institute and State University, 1999.
- [13] G. Swati, and M. Rajesh, "Reconfigurable Efficient Design of Viterbi Decoder for Wireless Communication Systems". International Journal of Advanced Computer Science, 2011.
- [14] S. Welsen, S. Hussien, and K. Ali, "Design and Implementation of Low-Power Viterbi Decoder for Software-Defined WiMAX Receiver". TELFOR IEEE, 2009.
- [15] Y.N. Chang, H. Suzuki, and K. Parhi, "A 2-mb/s 256state 10-mw rate-1/3 Viterbi decoder", IEEE J. Solid-State Circuits, vol. 35, no.6, 2000, pp. 826–834.
- [16] R. Sivasubramanian, and A. Varadhan, "An Efficient Implementation of IS-95A CDMA Transceivers through FPGA". ICGST DSP Journal, vol 6, issue 1, 2006, pp. 23-30.

- [17] K. Tsung-Sheng, "Low Complexity Convolutional Codes Using Branch Symmetry", Ph D Desertation, Institue of Communication Engineering Tatung University, 2007.
- [18] S. Viraktamath, and G. Attimarad, "Impact of constraint length on performance of Convolutional CODEC in AWGN channel for image application". International Journal of Engineering Science and Technology, vol. 2(9), 2010, pp. 4696-4700.