An Architecture of Priority Based Optimized Reversible Comparator

Bathini Sivaprasad Reddy[1], A.Sureshbabu[2]
[1, 2] Dept of ECE
[1, 2] Swetha Institute of Technology & Science, Tirupati.

Abstract- *Reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications in advanced computing, low power CMOS design, Optical information processing, DNA computing, bio information, quantum computation and nanotechnology. This project presents a Design of Priority Based Optimized Reversible 4 bit Comparator using different single bit Reversible comparators and TR and BJN comparator. All the proposed comparators have been designed in VHDL and synthesised and simulated in ALTERA QUATRUS –II 9.1. From the results have shown that the proposed design used 5 Combinational ALUTs.*

I. INTRODUCTION OF ONE-BIT IRREVERSIBLE COMPARATOR

The conventional one-bit irreversible numerical comparator, which consists of two NOT gates, two AND gates and one NOR gate [10], is shown in Fig.3a with its truth table in Table 1. We can get the following logic expressions from Table 1.

Table 1. Truth table of 1- bit comparator

Input		Output		
A	*B*	$F_{A>B}$	$F_{A<B}$	$F_{A=B}$
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

It is observed from the above table that, if any two conditions are not satisfied, it is understood that the third condition will be true. So one of the outputs can be generated from the remaining two outputs and thus the design can be optimized.

In the proposed one-bit comparator design, we have considered FA>B and FA=B and the third condition FA<B is generated from the first two outputs. Hence the design expression leads to

$$\begin{cases} F_{A>B} = A\,\overline{B} \\ F_{A=B} = \overline{A \oplus B} \\ F_{A<B} = \overline{(A \oplus B)} \cdot \overline{(A\,\overline{B})} \end{cases}$$

This design requires one NOT gate, one AND gate and one ENOR (Ex-Nor) gate and one NOR gate.



Figure1. Irreversible gates for Numerical comparator

II. THE EXISTED ONE BIT REVERSIBLE COMPARATOR DESIGNS

All the gates mentioned in section 2 can be used for the construction of reversible comparators. Here the proposed BJN gate is used in the last stage of comparator to generate all the outputs of comparator. Using this gate in combination with existing reversible gates, garbage output, quantum cost and gate counts are reduced.

One- bit comparator using Peres and BJN gate

Reversible one bit comparator is implemented with Feynman gate and Peres gate and BJN gate as shown in fig.3.2a. The number of garbage outputs are two and represented as G1 and G2, it uses three constant inputs one logic ‘0’ and two logic ‘1’.



Figure 2. one bit comparator using Peres gate

One bit comparator using Toffoli and BJN gate

Reversible one bit comparator is implemented with Feynman gate and Toffoli gate as shown in fig.3.2b. The

number of garbage outputs are two and represented as G1 and G2, it uses three constant inputs , one logic '0' and two logic '1' it requires one Feynman gate and two Toffoli gates.



Figure 3.

One bit comparator using R and BJN gate

Reversible one bit comparator is implemented with Feynman gate and R gate as shown in fig.3.2c. The number of garbage outputs is two and represented as G1, it uses two constant logic '1' input. It requires one Feynman gate and one R gate.



Figure 4. one bit comparator using R gate

One bit comparator using URG and BJN gate

Reversible one bit comparator is implemented with Feynman gate and URG gate as shown in fig.3.2d. The number of garbage outputs are three and represented as G1,G2 and G3.It uses Four constant inputs two logic '0' and two logic '1'. It requires one Feynman gate and two URG gates and one BJN gate



Figure 5. one bit comparator using URG gate

One bit comparator using Fredkin and BJN gate

Reversible one bit comparator is implemented with Feynman gate and Fredkin gate and BJN gate is as shown in fig.3.2e. The number of garbage outputs are six and represented with G1 to G6, it uses seven constant inputs, four logic '0' and three logic '1'. Two Feynman gates are used for fan-out purpose in the input part.



Figure 6. one bit comparator using Fredkin gate

one bit comparator using TR and BJN gate

Reversible one bit comparator is implemented with Feynman gate and TR gate and BJN gate as shown in fig.3.2f. The number of garbage outputs are two and represented with G1 and G2, it uses three constant inputs, one logic '0' and two logic '1'.



Figure 7. one bit comparator using TR gate

III. THE PROPOSED FOUR BIT REVERSIBLE COMPARATOR DESIGNS

All the gates mentioned in section 3.2 can be used for the construction of reversible 4 BIT comparators. Here the proposed BJN gate is used in the last stage of comparator to generate all the outputs of comparator. Using this gate in combination with existing reversible gates, garbage output, quantum cost and gate counts are reduced. Reversible 4 bit comparator is implemented with Feynman gate and Peres gate and BJN gate as shown in fig.3.3.

Reversible 4 bit comparator is implemented with Feynman gate and Toffoli gate as shown in fig.3.4. Reversible 4 bit comparator is implemented with Feynman gate and R gate as shown in fig.3.5. Reversible 4 bit comparator is implemented with Feynman gate and Fredkin gate and BJN gate is as shown in fig.3.6. Reversible 4 bit comparator is implemented with Feynman gate and TR gate and BJN gate as shown in fig.3.7



Figure 8. 4 BIT comparator using feynmen,Peres and BJN gate



Figure 9. 4 BIT comparator using Thofali and BJN gate



Figure 10. 4 BIT comparator using Fredkin and BJN gate



Figure 11. 4 BIT comparator using TR,Feynmen and BJN gate



Figure 12. 4 BIT comparator using TR and BJN gate



Flow Status	Successful - Fri Apr 28 01:13:03 2017
Quartus II Version	9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name	comparator
Top-level Entity Name	comp4_ver1
Family	Stratix II
Device	EP2S15F672I4
Timing Models	Final
Met timing requirements	Yes
Logic utilization	< 1 %
Combinational ALUTs	5 / 12,480 (< 1 %)
Dedicated logic registers	0 / 12,480 (0 %)
Total registers	0
Total pins	11 / 367 (3 %)
Total virtual pins	0
Total block memory bits	0 / 419,328 (0 %)
DSP block 9-bit elements	0 / 96 (0 %)
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 2 (0 %)

Figure 13. foue bit comparator using TR and BJN gates Design summary.

The above figure is representation of design summary for four bit comparator using TR and BJN gates is implemented in one of the FPGA Family is QUARTUS II version and StratixII family. The above one bit comparator takes 5 combinational ALUTs and totally 11 Input and output pins



Figure 14. Simulation Results for foue bit comparator using TR and BJN gates



Flow Status	Successful - Fri Apr 28 01:15:01 2017
Quartus II Version	9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name	comparator
Top-level Entity Name	comp4_ver2
Family	Stratix II
Device	EP2S15F672I4
Timing Models	Final
Met timing requirements	Yes
Logic utilization	< 1 %
Combinational ALUTs	5 / 12,480 (< 1 %)
Dedicated logic registers	0 / 12,480 (0 %)
Total registers	0
Total pins	11 / 367 (3 %)
Total virtual pins	0
Total block memory bits	0 / 419,328 (0 %)
DSP block 9-bit elements	0 / 96 (0 %)
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 2 (0 %)

Figure 15. four bit comparator using TR and BJN gates Design summary..

The above figure is representation of design summary for four bit comparator using any one of the abve one bit comparator and BJN gates is implemented in one of the FPGA Family is QUARTUS II version and StratixII family. The above one bit comparator takes 5 combinational ALUTs and totally 11 Input and output pins.



Figure 16. Simulation Results for foue bit comparator using TR and BJN gates

IV. CONCLUSION

In this project an optimized reversible comparator is presented with the proposed new Reversible BJN gate. The design is very useful for the future computing techniques like ultra low power digital circuits and quantum computers. It is shown that the proposal is highly optimized in terms of number of reversible logic gates, number of garbage outputs and number of constant inputs.

This project presents a Design of Priority Based Optimized Reversible 4 bit Comparator using different single bit Reversible comparators and TR and BJN comparator. All the proposed comparators have been designed in VHDL and synthesised and simulated in ALTERA QUATRUS –II 9.1. From the results it is evident that the proposed design used 5 Combinational ALUTs and operating with 84.01MHz frequency.

REFERENCES

[1] L. Chang, D. J. Frank, R. K. Montoye, S. J. Koester, B. L. Ji, et al. , "Practical Strategies for Power-Efficient Computing Technologies," in Proc. IEEE, vol. 98, no. 2, pp. 215–236, February 2010.

[2] R. Landauer, "Irreversibility and Heat Generation in the Computing Process," IBM Journal of Research and Development, vol. 5, no. 3, pp. 183- 191, July 1961.

[3] C.H. Bennett, "Logical Reversibility of Computation," IBM Journal of Research and Development, vol. 17, no. 6, pp. 525-532, November 1973.

[4] M. Haghparast, L. Rezazadeh, and V. Seivani," Design and Optimization of Nanometric Reversible 4 Bit Numerical Comparator," Middle-East Journal of Scientific Research, vol. 7, no. 4, pp. 581-584, 2011.

[5] H. Thapliyal, N. Ranganathan and R. Ferreira, "Design of a Comparator Tree Based on Reversible Logic," in Proc. 10th IEEE International Conf. on Nanotechnology, Korea, 2010, pp. 1113-1116.

[6] H. Thapliyal and N. Ranganathan, "Design of Efficient Reversible Binary Subtractors Based On a New Reversible Gate," IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Florida, 2009, pp. 229–234.

[7] A. N. Nagamani, H. V. Jayashree, and H. R. Bhagyalakshmi, "Novel Low Power Comparator Design Using Reversible Logic Gates," Indian Journal of Computer Science and Engineering, vol. 2, no. 4, pp. 566-574, Aug -Sep 2011.

[8] Jakia Sultana, Sajib Kumar Mitra and Ahsan Raja Chowdhury ''On the Analysis of Reversible Booth's Multiplier" 2015 28th International Conference on VLSI Design and 2015 14th International Conference on Embedded Systems