

Performance of CNTFET Based Inverter in Nanometer Regime

Bhavar Sonali R., Khule R.S.

Dept of Electronics and Telecommunication
Matoshri College of Engineering, Nashik, India

Abstract- The review of the CNTFET inverter on rise time and fall time can be perform. Also we analyze PVT variation of CNTFET technology. In that we analyze performance of CNTFET inverter under the variation of temperature and oxide thickness. The power consumption of circuit can also be analyze. The influence of variation of parameters on the characteristics of CNTFET inverter is simulated and analyzed using H-SPICE tool and Stanford nano model-39 of CNTFET

Keywords- Carbon nano-tube CNT; CNTFETs; temperature; oxide thickness.

I. INTRODUCTION

The scaling of devices has shrunk the device size considerably over the time and integration of number of transistors into the chip has increased drastically. As a consequence there is tremendous increase in leakage currents, high power consumption and reduced reliability of the devices. Silicon technology continues to scale down and is a dominant choice for high-performance digital circuits. These challenging aspects leads the researcher to investigate the performance of nano scaled devices. Carbon nanotubes (CNTs) have been explored as a promising candidate for the same. As CNTFETS whose diameter is ranging from 1 to 3 nm and the length can be up to several micrometers, CNTFETS can also be used as interconnections because of their higher carbon- carbon bond strength and scalable feature. The idea of implementing logic circuits with CNTFETS is to overcome the limitations of traditional silicon MOSFETS with modification in channel material by introducing a single CNT into the channel. As the MOSFET suffers with short channel effects due to scaling, the replacement of the channel with a CNT, not only facilitate the device to scale down to nano regime but also offers efficient performance due to its better electrical properties.

The effect of change in temperature and oxide thickness has little effect on rise and fall time of the inverter. The leakage power consumption of the CNTFET inverter is very small [1]. It is found that with decreasing in diameter power reduces but with a delay penalty [2-4]. CNTFET has some unique property of decreasing quantum capacitance,

while reducing the thickness of oxide which is not possible in MOSFET [3]. and effect of variation of chiral vector on threshold voltage in CNTFET devices its found that at low value of chiral pair the threshold voltage is higher, whereas at high value of chiral vector the threshold voltage comes lower and the effect of temperature on threshold voltage is very less or negligibly small[3-5]. CNTFET inverter has ideal response with $V_{st}=V_{dd}/2=0.6V$ whereas CMOS technology inverters switch at slightly higher values and has slower switching compared to CNTFET [6].The I-V characteristics of CNTFET are identical to that of MOSFET and the heavily doped CNTs are placed between gate and source/drain regions to have a low series resistance in ON state [7]. [8] Has analyzed using nanoHUB tools and justified the advantage of CNTFET device over MOSFET device in nanometer regime and concluded that the CNTFET has the potential to lead the post-CMOS device domain. The geometry-dependent threshold voltage of CNFETs has been effectively used to design a ternary logic family [10].

II. STRUCTURE OF CARBON NANO TUBE TRANSISTOR

Fig.1 depicts the structure of a CNTFET device [3] the channel region under the gate dielectric of a conventional MOSFET has been replaced by a CNT. The length and diameter of the CNT will decide the feature size.




Fig. 1 Structure of CNTFET Device

For determining the diameter of a SWCNT, we can draw a carbon molecule as a regular hexagon in a circle as shown in Fig.2 [11].




Fig.2 Unrolled graphite sheet.

In this figure triangular ABD is isosceles, so $a_1 = a_2$. By considering the rectangular triangle ABC and by means of triangular relationship $|a_1|$ and $|a_2|$ is determined as:

$$a_1 = a_2 = 2 a_0 \sin(60^\circ) = \sqrt{3} a_0$$

The chiral vector is calculated as:

$$\begin{aligned} Ch^2 &= a_1^2 n_1^2 + a_2^2 n_2^2 + 2 a_1 a_2 n_1 n_2 \cos(60^\circ) \\ Ch &= \sqrt{3} a_0 \sqrt{n_1^2 + n_2^2 + n_1 n_2} \end{aligned} \quad \dots 1$$

Where, a_0 shows the carbon to carbon atom distance. The diameter of a CNT can be calculated according to the following relation

$$D_{CNT} = \frac{\sqrt{3} a_0 \sqrt{n_1^2 + n_2^2 + n_1 n_2}}{\pi} \quad \dots 2$$

Structure and operation of the carbon nanotube field effect transistors are more similar to traditional silicon transistors but the conduction channel in CNTFETs consists of semiconducting SWCNTs. Threshold voltage of a CNTFET is approximately calculated as:

$$V_{th} \approx \frac{E_g}{2e} = \frac{\sqrt{3} a_0 V_\pi}{3 e D_{CNT}} \approx \frac{0.43}{D_{CNT} \text{ (nm)}} \quad \dots 3$$

The energy bandgap (E_G) in eV of CNT is given as [4]

$$E_G = \frac{0.84}{D_{CNT}} \quad \dots 4$$

For conduction to start, the barrier at source channel junction has to be overcome energy $E_G/2$ ($=\Delta 1$, say). As barrier height determines the threshold voltage of an FET. Transconductance g_m of a CNTFET is given by equation [12]

$$g_m = \frac{\mu \left(\frac{C_{gg}}{L} \right)}{\left(\frac{V_{ds}}{L} \right)} \quad \dots 5$$

III. CNTFET INVERTER

The digital inverter is the basic building block of logic circuits and it has been simulated in HSPICE with 32nm technology using Stanford models. The CNTFET inverter is depicted in Fig-3 is structurally identical to that of CMOS inverter except that the channel region is replaced by a SWCNT or MWCNT [6]. p-CNTFET forms the pull up device and n-CNTFET forms the pull down device as depicted in fig.3. A pulsed signal with an initial value 0 volt and final value of 1 volt is provided at the gate terminal to observe the output and transfer characteristics of the circuit.




Fig. 3 CNTFET Inverter

IV. H-SPICE SIMULATION ANALYSIS AND RESULT

A. Effect of temperature on power and rise time and fall time of CNFET inveter

In this analysis we have considered the model parameters as depicted in table1. Stanford model files were used and the standard model parameters considered for the design are depicted in table-1.

Table-1 Standard model parameters considered for the performance analysis of CNTFET inverter

Sr. No.	Parameter description	value
1	Vdd	1volts
2	Pitch	20nm
3	Oxide thickness	4nm and 3nm
4	Ccsd-coupling capacitance between channel and substrate	20Pf/m
5	Ccsd- Coupling capacitance between source and drain	0
6	Kgate-dielectric constant of Gate	16
7	Ffi- femi level of doped S/D	0.6eV
8	Lch= Physical channel length	Considered 32nm and 22nm
9	Temperature	Varied between -100°C to +100°C

To analyze the inverter performance at different temperatures, 32nm and 22nm CNTFET inverter are designed and the temperature is varied as depicted in table-1 for the oxide thickness of 3nm and 4nm.

Fig-4 describes the variation of power with respect to variation of temperature for 32nm

CNTFET with oxide thickness= 4nm




Fig. 4 Variation of CNTFET power with respect to temperature.

Fig-5 describes the variation of Rise time and fall time of inverter with respect to variation of temperature for 32nm

CNTFET with oxide thickness= 4nm




Fig. 5 Variation of rise time and fall time with respect to temperature.

Fig.6 describes the variation of power with respect to variation of temperature for 32nm CNTFET with oxide thickness= 4nm.




Fig. 6 Variation of CNTFET power with respect to temperature.

Fig-7 describes the variation of Rise time and fall time of inverter with respect to variation of temperature for 32nm CNTFET with oxide thickness= 3nm




Fig. 7 Variation of rise time and fall time with respect to temperature.

The performance analysis of the CNTFET inverter reveals that it has very low power consumption and faster rise and fall time for its characteristics and assures it to be a promising candidate for the nano circuit design.

IV. CONCLUSION

This paper compares the performance parameters of 32 nm CNFET inverter under temperature and oxide thickness variation.

From fig.4 the power consumption of the inverter varies from $4\mu\text{W}$ to $8.5\mu\text{W}$ under temperature variation. It reveals that the circuit consumes very low power. Fig.5 infer that rise time logic transition varies from 100ps to 185ps at minimum and maximum value of temperature. The fall time of logic transition varies from 170ps to 120ps at minimum and maximum values of temperature. CNFET has near reliable performance and stable operation under temperature variation. Entire analysis is carried out by reducing oxide thickness to 3nm. Fig.6,7 depict the performance analysis for 3nm oxide thickness.

V. REFERENCES

- [1] Dr. Aswatha A R, Balaji Ramakrishna, "Impact of Temperature Variation and Oxide Thickness Variation on the Performance of CNTFET Based Inverter in nanometer Regime", International Conference on Emerging Research in Electronics, Computer Science and Technology, 978-1-4673-9563-2/15/\$31.00 ©2015 IEEE .
- [2] Sonal Shreya, Rajeevan Chandel, "Performance Analysis of CNTFET Based Digital Logic Circuits," Students Conference on Engineering and Systems (SCES), pp. 1-6, IEEE Conference Publications, May 2014.
- [3] Sanjeet Kumar Sinha, Saurabh Chaudhury, "Advantage of CNTFET Characteristics over MOSFET to Reduce Leakage Power," International Conference on Devices, Circuits and Systems (ICDCS), pp.: 1 - 5, DOI: 10.1109/ICDCSyst.2014.6926211 IEEE Conference Publications may 2014
- [4] RadhaTapiawala, "Performance Analysis of Logic Gates based on CNTFET"- International Journal for Scientific Research & Development| Vol. 2, Issue 03, IJSRD 2014
- [5] Sanjeet Kumar Sinha, Saurabh Chaudhury, "Impact of Temperature Variation on CNTFET Device Characteristics", International conference on control, automation and robotics and embedded systems CARE-978-1-4673-6153 -8/13- IEEE Conference Publications 2013
- [6] Raghav Gupta, Ashwani K. Rana, "Comparative Study of Digital Inverter for CNTFET & CMOS Technologies," Nirma university international conference on engineering, nuicone-2013, 28-30 november- 978-1-4673-1719--IEEE Conference Publications 2013
- [7] Sanjeet Kumar Sinha, Saurabh Chaudhury, "Impact of Oxide Thickness on Gate Capacitance—A Comprehensive Analysis on MOSFET, Nanowire FET, and CNTFET Devices" Transactions on nanotechnology, vol. 12, no. 6, IEEE Conference Publications 2013
- [8] Sanjeet Kumar Sinha, Saurabh Chaudhury, "CNTFET: The Emerging Post-CMOS Device," 978-1-4799-1607/8/13 IEEE Conference Publications 2013
- [9] Sameer Prabhu, Nisha Sarwade, "Hspice Implementation of CNTFET Digital Gates", International Journal of Emerging Trends in Electrical and Electronics (IJETEE) – ISSN: 2320-9569
- [10] A. Raychowdhury, K. Roy, "Carbon-nanotube-based voltage mode multiple-valued logic design," IEEE Trans. on Nanotechnology, vol. 4, no. 2, pp. 168 – 179, March 2005.
- [11] D. Devi, P. Rakesh, and V. Rakesh, "Impact of Scaling Gate Insulator Thickness on the Performance of Carbon Nanotube Field Effect Transistors (CNTFETs)," Nano and Electronic Physics, vol. 5, no. 2, 2013.
- [12] R. Sahoo and R. Mishra, "Simulations of Carbon Nanotube Field Effect Transistors," International Journal of Electronic Engineering Research, ISSN, pp. 117–125, 2009.
- [13] D. Zhou, T. J. Kazmierski, and B. M. Al-Hashimi, "Vhdl implementation of a numerical ballistic cnt model for logic circuit simulation," in Specification, Verification and Design Languages, 2008. FDL 2008. Forum on. IEEE, 2008, pp. 94–98.
- [14] A. Lin, N. Patil, K. Ryu, A. Badmaev, L. De Arco, Zhou, S. Mitra, and H.-S. Wong, "Threshold voltage and on-off ratio tuning for multiple-tube carbon nanotube fets," Nanotechnology, IEEE Transactions on, vol. 8, no. 1, pp. 4–9, Jan 2009.
- [15] M. Fedawy, W. Fikry, A. Alhenawy, and H. Hassan, "Temperature effects on mosfet-like carbon nanotube field effect transistors," International Journal of Scientific and Engineering Research, vol. 4, no. 6, 2013.
- [16] A. Rahman, J. Guo, S. Datta, and M. Lundstrom, "Theory of ballistic nanotransistors," Electron Devices, IEEE Transactions on, vol. 50, no. 9, pp. 1853–1864, Sept 2003.
- [17] T. Kazmierski, D. Zhou, B. Al-Hashimi, and P. Ashburn, "Numerically efficient modeling of cnt transistors with ballistic and nonballistic effects for circuit simulation," Nanotechnology, IEEE Transactions on, vol. 9, no. 1, pp. 99–107, Jan 2010.
- [18] Q. Zhang, W. Zhao, and A. Seabaugh, "Low subthreshold-swing tunnel transistors," Electron Device Letters, IEEE, vol. 27, no.
- [19] R. Yousefi, "Effect of uniaxial strain on the subthreshold swing of ballistic carbon nanotube fets," Physica E: Low dimensional Systems and Nanostructures, vol. 43, no. 10, pp. 1896–1901, 2011.