# Area Efficient Cordic based Integer DCT Architectures for HEVC

# P. Jothi<sup>1</sup>, S. Thenappan<sup>2</sup>

<sup>1, 2</sup> Department of ECE

<sup>1, 2</sup>Gnanamani College of Technology, Anna University, Chennai

Abstract- Now a days the signal processing domain is bottleneck parameter performance like area, latency. In this work looking to provide area efficient Integer DCT designs for HEVC. So that invoked Cordic architecture to produce on fly trigonometric output instead of traditional method. In Integer DCT have its own style of operation and to calculate twiddle factor of integer DCT Cordic architecture actively introduced and make sustainable result in area. The computational complexity is has been reduced considerably fully as compare to traditional operations. The experimental results show that the proposed DCT algorithm only reduces the computational complexity significantly, but also keeps the good transformation quality of the Integer DCT.


*Keywords-* Discrete Cosine Transform (DCT) High Efficiency Video Coding (HEVC) Integer Discrete Cosine Transform (IDCT).

## I. INTRODUCTION

One of critical normal for HEVC is that it chains DCT of distinctive sizes, for example, 4, 8, 16, and 32. In this way, the equipment building design throught to be sufficiently adaptable for the processing of DCT of any of these diverse lengths. The current outlines for customary DCT based on constant matrix multiplication (CMM) and MCM can give ideal answers for the processing of any of these distinctive lengths, however they are not reusable for any length to backing the same throughput transforming of Integer DCT of diverse change lengths. Considering this subject, this have broke down the conceivable usage of whole number DCT for HEVC in the situation of asset prerequisite and reusability and taking into account that, the proposed calculation has been inferred for equipment execution. This work has composed versatile and reusable architectures for 1-D and 2-D whole number DCTs for HEVC that could be reused for any of the endorsed lengths with the same throughput of handling regardless of change size. In way of analyzing design with multiplication and its corresponding area results are not good to compare with current architectures. The current design invoking CORDIC based Integer DCT can be good to produce on fly computation of cosine terms instead of predefined stored values in LUT tables. In the earlier period, this research has been completed on low power DCT designs.

# II.PROPOSED ARCHITECTURES FOR CORDIC DCT COMPUTATION

This has analyzed the possible implementation of integer DCT for HEVC in the circumstance of resource requirement and reusability and based on that, the proposed algorithm has been derived for hardware implementation. This work have designed scalable & reusable architectures for one-Direction and two-Direction integer DCTs for HEVC that could be reused for any one of the prescribed lengths with the same throughput of processing irrespective of transform size.



# 2.1. PROPOSED BLOCK DIAGRAM FOR CORDIC DCT

Fig.1 block diagram of Cordic DCT

#### 2.1.1Traditional Architecture for eight-Point Integer DCT

The Traditioanl architecture for eight-point integer DCT is shown in Fig. 1(a). It consists of three adder units. They are input adder unit (IAU) a shift-add unit (SAU), and an output adder unit (OAU). The calculation of t0, 64 and t1,64 does not devour any rationale since the movement operations could be rewired in equipment. The structure of SAU is indicated in Fig. 1(b). output of the SAU are at last added by the OAU as indicated by STAGE-3 of the calculation.




Fig.2 (a) 8 –point traditional Integer DCT IAU (b) Structure of SAU(c) Structure of OAU unit

The proposed outline has been summoning Cordic based plan in an Integer DCT. This usage requires just 38 include and 16 movement operations. I have taken the first Integer DCT as the beginning stage for our improvement, on the grounds that the hypothetical lower bound of the quantity of increases needed for the 1-D 8-point DCT. Keeping in mind the end goal to infer the proposed calculation, I first consider the butterfly toward the start of diagram as demonstrated in Figure 2.

The degree butterflies with scaling variables 3pi/8, 1pi/16 and 3pi/16 can likewise be supplanted by Cordic utilizing q = 3pi/8, 1pi/16 and 3pi/16 separately. Henceforth, this can supplant all butterflies in the Integer DCT to determine the unadulterated Cordic based Integer DCT.




Fig. 3 Proposed 8-point Integer DCT with CORDIC

#### 2.2 CORDIC

CORDIC (COordinate Rotation DIgital Computer), also known as the digit-by-digit method and Volder's algorithm, is a simple and efficient algorithm to calculate hyperbolic and trigonometric functions. It is commonly used when no hardware multiplier is available (e.g. in simple microcontrollers and FPGAs) as the only operations it requires are addition, subtraction, bit shift and table lookup.

#### 2.3 INVERSE TRANSFORMS

Using the normalization conventions above, the inverse of DCT-I is DCT-I multiplied by 2/(N-1). The inverse

of DCT-IV is DCT-IV multiplied by 2/N. The inverse of DCT-II is DCT-III multiplied by 2/N and vice versa. Like for the DFT, the normalization factor in front of these transform definitions is merely a convention and differs between treatments. For example, some authors multiply the transforms by  $\sqrt{2/N}$  so that the inverse does not require any additional multiplicative factor. Combined with appropriate factors of  $\sqrt{2}$  (see above), this can be used to make the transform matrix orthogonal.

#### 2.3.1MULTIDIMENSIONAL DCTS

Multidimensional variants of the various DCT types follow straightforwardly from the one-dimensional definitions they are simply a separable product (equivalently, a composition) of DCTs along each dimension.For example, a two-dimensional DCT-II of an image or a matrix is simply the one-dimensional DCT-II, from above, performed along the rows and then along the columns (or vice versa). That is, the 2D DCT-II is given by the formula

$$\begin{aligned} X_{k_1,k_2} &= \sum_{n_1=0}^{N_1-1} \left( \sum_{n_2=0}^{N_2-1} x_{n_1,n_2} \cos\left[ \frac{\pi}{N_2} \left( n_2 + \frac{1}{2} \right) k_2 \right] \right) \cos\left[ \frac{\pi}{N_1} \left( n_1 + \frac{1}{2} \right) k_1 \right] \\ &= \sum_{n_1=0}^{N_1-1} \sum_{n_2=0}^{N_2-1} x_{n_1,n_2} \cos\left[ \frac{\pi}{N_1} \left( n_1 + \frac{1}{2} \right) k_1 \right] \cos\left[ \frac{\pi}{N_2} \left( n_2 + \frac{1}{2} \right) k_2 \right]. \end{aligned}$$



Fig .4 Two-dimensional DCT frequencies from the JPEG DCT

Technically, computing a two- (or multi-) dimensional DCT by sequences of one-dimensional DCTs along each dimension is known as a row-column algorithm (after the two-dimensional case). As with multidimensional FFT algorithms, however, there exist other methods to compute the same thing while performing the computations in a different order (i.e. interleaving/combining the algorithms for the different dimensions). The inverse of a multidimensional DCT is just a separable product of the inverse(s) of the corresponding one-dimensional DCT.

#### 2.4 HIGH EFFICIENCY VIDEO CODING

High Efficiency Video Coding (HEVC) is a video compression standard, a successor to H.264/MPEG-4 AVC

(Advanced Video Coding), which was jointly developed by the ISO/IEC JTC 1/SC 29/WG 11 Moving Picture Experts Group (MPEG) and ITU-T SG16/Q.6 Video Coding Experts Group (VCEG) as ISO/IEC 23008-2 MPEG-H Part 2 and ITU-T H.265.MPEG and VCEG established a Joint Collaborative Team on Video Coding (JCT-VC) to develop the HEVC standard. Version 1 of HEVC was finalized on January 25, 2013 and the specification was formally ratified .The eight point integer DCT unit has been designed with CORDIC algorithm, to compute cosine terms in on fly need to compute Integer DCT, where multiplication have to perform at the same time where it have to do addition operation.Fig.5 Shows synthesis result of 8-point DCT with CORDIC.

> 日前の人口の人口の人口の人口の人口の	· //88/8 📈 3809 /4 > 2 🕈 💡						
esign ↔ □ Ø X Vev: ● 월 Inglementation ○ ∰ Simulation Herarchy	71 2:begin ymy2: end 72 3:begin ymy2: end 73 4:begin ymy1: end						
Image: Control of the state of the	94     Stategie profet ends       95     Stategie profet ends       96     Stategie profet ends       97     Stategie profet ends       98     Stategie profet ends       99     Stategie profet ends       90     Stategie structure       91     Stategie structure       92     Stategie structure       93     Stategie structure       94     Stategie structure       95     Stategie structure       96     Stategie structure       97     Stategie structure       98     Stategie structure       99     Stategie structure       90     Stategie structure       91     Stategie structure       91     Stategie structure       91     Stategie structure       91     Stategie structure       92     Stategie structure       93     Stategie structure       93     Stategie structure       94     Stategie structure       95     Stategie structure       95     Stategie structure <tr< td=""><td></td></tr<>						
No Processes Running	78 83 added uud(x,y,1*0,p); 74 84 added uud(x,(=y=1),1*0,m); 85						
C Design Summary/Reports	0     residencial       10     residencial       11     residencial       12     residencial       13     residencial       14     residencial       15     residencial       16     residencial       17     residencial       18     residencial       19     residencial       10     residencial       10     residencial       11     residencial       12     residencial       12     residencial       13     residencial       14     residencial       15     residencial       16     residencial       17     residencial       18     residencial       19     residencial       10     residencial						
Source Libraries ^	98						
i b b work	2 Design Summary (Synthesized)	,					
oracle							
Nicina period: 13.372c Okasham Trepansy: 73.41000) Nicana appa regulari lame Afere Galeri 4.512a Nacama complarizational path daity: 6.161an Macama combinational path daity: 6.161an							

Fig .5 Synthesis of 8 - point IDCT with CORDIC

Video	Average bit rate reduction compared to H.264/MPEG-4 AVC HP				
standard	480p	720p	1080p	4K UHD	
HEVC	52%	56%	62%	64%	

Table .1 bit rate reduction comparision

In a subjective video codec comparison released in by the EPFL, the HM-15.0 HEVC encoder was compared to the VP9 1.2.0-5183 encoder and the JM-18.8 H.264/MPEG-4 AVC encoder. Four 4K resolutions sequences were encoded at five different bit rates with the encoders set to use an intra period of one second. In the comparison, the HM-15.0 HEVC encoder had the highest coding efficiency and, on average, for the same subjective quality the bit rate could be reduced by 49.4% compared to the VP9 1.2.0-5183 encoder, and it could be reduced by 52.6% compared to the JM-18.8 H.264/MPEG-4 AVC encoder.

### III. IMPLEMANTATION RESULTS AND DISCUSSIONS

#### **3.1.1XILINX ISE**

For two-and-a-half decades, Xilinx has been at the forefront of the programmable logic revolution, with the invention and continued migration of FPGA platform technology. During that time, the role of the FPGA has evolved from a vehicle for prototyping and glue-logic to a highly flexible alternative to ASICs and ASSPs for a host of applications and markets. Today, Xilinx® FPGAs have become strategically essential to world-class system companies that are hoping to survive and complete in these times of extreme global economic instability, turning what the programmable revolution was once into the "programmable imperative" for both Xilinx and our customers.

The eight point integer DCT unit has been designed with CSA(Carry Select adder ) and for multiplication operation left shifter has been used and it could perform multiplication operation where multiplication and addition operations are follows the algorithm, where multiplication have to perform at the same time where it have to do addition operation.Fig.6 Shows synthesis result of 8-point DCT with CSA.


File Edit View Project Source Process			. 0
D Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø	* P P	8878 🖉 BBCR / H 🕨 I 🕈 🕴	
leign → D & > Ver: ● 日 Inplementation ① ■ Smulation Hearchy	1	module dotl(clock, reset, sel,y); sayor clock, reset; sayor [27]gel;	
0     3     0     1     0     1     0		with initialized and a start of the start o	
No Processes Running	3 1	cordic cc5(c5,SinX5,14'd17157,1'b0,clock,reset);	
Torons ed       T     Design Summary Report       D     Design Summary Report       D     Design Summary Report       D     General Property Design Report <t< td=""><td>O 16 O 17 18 19 20 21 22 23 24 25 26 25 26 27 26 27 26 27 26 27 26 27 26 27 27 26 27 27 27 27 27 27 27 27 27 27</td><td>endite orfif:Jubri, 201051;101684;10168;10168;10169; 1/ grandmin: orfif:Jubri, 201051;10168;10168;10169; presenter: orfif:Sillings; presenter: orfif:Sillings; present</td><td></td></t<>	O 16 O 17 18 19 20 21 22 23 24 25 26 25 26 27 26 27 26 27 26 27 26 27 26 27 27 26 27 27 27 27 27 27 27 27 27 27	endite orfif:Jubri, 201051;101684;10168;10168;10169; 1/ grandmin: orfif:Jubri, 201051;10168;10168;10169; presenter: orfif:Sillings; presenter: orfif:Sillings; present	
Source Libraries ^	28	// pre declared	
al 🔍 🖏 work	Σ	Design Summary (Synthesized)	
Canada			-0
Ninimum period: 13.702ns (Maxim Ninimum input arrival time befor Maximum output required time af Maximum combinational path dels;	re clock: ter clock:	4.414n# 33.000n#	
(			

Fig.6 Synthesis result of 8 - point Existing Integer DCT .

#### **IV. RESULT**

In this work has acknowledge skillfully a low tangling and awesome DCT change in light of the Cordic computation is shown. The proposed Cordic based Integer DCT building plan simply have need of 78 cuts rather than 120, number of LUT's are 110 rather than 156 and deferral has been diminished to 2ns so speed has been enhanced in ideal level. The proposed count not simply lessens the computational multifaceted design widely stood out from the first customary DCT, it in like manner keeps the considerable

quality change result. In this look upon, the proposed DCT figuring is amazingly suitable for low zone and fast sign changing applications, for instance, HEVC. Usually any VLSI design has been verified using simulation software and it is synthesized using implementation software. For a given input 4-point integer DCT has been verified.



### REFERENCES

- N.Ahmed,T.Natarajan,andK.Rao, "Discretecosinetransfor m,"IEEETrans.Comput.,vol.100,no.1,pp.90-93,Jan. 1974.[2]W.ChamandY.Chan,"Anorder-16 integer cosine transform,"IEEETrans.SignalProcess.,vol.39,no.5,pp.120 51208,May1991.
- [2] Y.Chen,S.Oraintara,andT.Nguyen,"Videocompressionusi ngintegerDCT,"inProc.IEEEInt.Conf.ImageProcess.,Sep. 2000,pp.844,845. May2004,pp.2251.
- [3] M.N.Haggag, M.El Sharkawy, and G.Fahmy, "Efficient fast multiplication-free integer transformation for the 2-DDCTH.265standard,"inProc.Int.Conf.ImageProcess., Sep.2010, pp.3769–3772.
- [4] B.Bross, W.-J.Han, J.-R.Ohm, G.J.Sullivan, Y. K.Wang, and T.Wiegand, High Efficiency Video Coding (HEVC) Text Specification Draft10.
- [5] J.WuandY.Li, "AnewtypeofintegerDCTtransformradixand itsrapidalgorithm,"inProc.Int.Conf.ElectricInform.Control Eng., Apr.2011, pp.1063, 1066.
- [6] A.M.AhmedandD.D.Day, "Comparisonbetweenthecosinea ndHartleybasednaturalnesspreservingtransformsforimage watermarkinganddatahiding,"inProc.FirstCanad.Conf.Co mput.RobotVision,
- [7] T.Wiegand, G.J.Sullivan, G.Bjontegaard, and A.Luthra, "Ov erviewofthe H.264/AVC videocoding standard," IEEE Trans.

CircuitsSyst.VideoTechnol.,vol.13,no.7,pp.560576,Jul.20 03.

[8] A.Ahmed,M.U.Shahid,andA.Rehman,"NPointDCTVLSI ArchitectureforEmergingHEVCStandard,"inProc.VLSIDe sign,vol.2012,Article752024,pp.1–13,2012.