

Area and Delay Efficient Vedic Multiplier Using Pipeline Technique

Deepak Mittal¹, Prof. Sunil Shukla²

^{1,2}Department of Electronics & Communication Engineering

^{1,2}Oriental University, Indore

Abstract- This paper describes the design and implementation of Area and Delay efficient Vedic Multiplier using Pipeline Technique. The hardware kit utilized for implementation is Altera FPGA model no. EP3C16F484C6 at 65 nm technology at 1.2 V. The implementation of Vedic Multiplier without and with Pipeline Technique on Altera Quartus II 9.0 at 65 nm technology at 1.2V has been done.

Keywords- FPGA, Pipeline Technique, U-T Sutra, Vedic mathematics, Vedic multiplier

I. INTRODUCTION

Vedic Mathematics is one of the ancient methods for solving mathematics problem mentally. It is used to convert the tough calculations into simpler, orally manageable operation without much help of pen and paper. We can do mental calculations for very small numbers and hence it provides techniques to calculate the magnitude of large numbers easily. In Vedic mathematics several methods are given for basic operations like multiplication and division [1] [2].

Today's CPUs are processing fast on high frequencies with smaller size of Transistor. Arithmetic and Logic Unit - ALU is one of the most important and significant blocks in CPU. Hence it is vital to have fast and efficient ALU [3]. In today's computing technology functions like Sine and Cosine are also often vital and can be implemented in hardware. With these considerations, it is significant to have quick and well-organized method to design any complex mathematical functions [4] [5]. Vedic mathematics provides algorithms to simplify the mathematics and hence the methods provided by the Vedic Mathematics is ideal answer for the problem stated.

Area and Delay Efficient Vedic Multiplier Using Pipeline Technique

The aim is to design and implementation of an area and power efficient fast multiplier by using pipeline approach with self testing, so that it can be used in any processor application. This paper deals with the study, design and implementation of Vedic multiplier without and with pipeline

technique. In this work, study of Vedic multiplication algorithms has been explored without and with pipeline technique. Architecture of Vedic multiplier based on speed specification has been designed. We proposed first time the implementation of Vedic Multiplier without and with Pipeline Technique on Altera Quartus II 9.0 at 65 nm technology at 1.2V.

II. VEDIC MATHEMATICS

The proposed design of Vedic multiplier is based on the Vedic multiplication formulae (Sutras) of Vedic multiplication. These Sutras have been usually used for the multiplication of two numbers in the decimal number system. In this work, we adopt the same logic to the binary number system to make the proposed method compatible with the digital hardware [6] [7]. Vedic multiplication based on Vedic algorithms, some of them are discussed below:

1. Urdhva Tiryakbhyam sutra

The working of the multiplier is based on an algorithm Urdhva Tiryakbhyam (Vertical & Crosswise) of ancient Indian Vedic Mathematics. The general multiplication formula of Urdhva Tiryakbhyam Sutra is valid to the entire group of multiplication which is having meaning "Vertically and diagonally". It is a novel concept through which the generation of all partial products can be determined with the parallel addition of these partial products. The parallelism in generation of partial products and their sums is determined by using Urdhva Tiryakbhyam [4]. This algorithm can be generalized for $n \times n$ bit number. The partial products and their sums are calculated in parallel, the multiplier is free from the clock frequency. Therefore the multiplier requires the same quantity of time to calculate the product and thus is independent of the clock frequency. The benefit of doing so is that it reduces the need of microprocessors to function at relatively high clock frequencies. Even if a superior clock frequency results in increased processing power, its drawback is that it also increases the power dissipation that results in advanced device operating temperatures. By using the Vedic multiplier, the designers of microprocessors can easily avoid these problems to keep away from catastrophic device failures.

The processing power of multiplier can be improved by increasing the input and output data bus widths as it has a quite a regular structure. Because of its regular structure, it can be effortlessly layout in a silicon chip. As the number of bits increases, gate delay and area increases very gradually as compared to other multipliers. Therefore this is time, power and space efficient. It is confirmed that this design is rather efficient with respect to the silicon area and speed [5] [7] [8].

III. PIPELINE TECHNIQUE

The implementation performance is enhanced with pipeline technique when compared with sequential traditional execution. In a pipeline technique a job is divided into subtask and these subtasks are executed at the same time. In the design of Vedic multiplier the multiplier as well as multiplicand are subdivided and given to individual stages of pipeline technique [6]. The parallel multiplier for example Vedic multiplier efficiently gives the results of a 4bit or 8bit multiplication on 8-bit processor. At times smaller word length microprocessor only cannot calculate higher bit multiplication. For large scale calculation the pipeline technique is the finest way to perform faster operation. In the improved method a pipeline technique is integrated to carry the MSB of the operands. Usually the fundamental pipeline technique consists of latches and stages [9]. The stages are the logic elements, where computations are performed. The results of given calculated elements are provided to the next stages by latches. The operands those are left for computations in the next machine cycle are also feed forward through latches to next stages [9] [10].

IV. IMPLEMENTED WORK

The proposed Arithmetic Module has first been split into three smaller modules, which are 1. 2X2 Vedic Multiplier Module 2. 4X4 Vedic Multiplier Module 3. 4X4 Vedic Multiplier Arithmetic module using Pipeline Technique. These modules have been made using Verilog HDL.

The implementation of first Vedic Multiplier is based on a unique method of digital multiplication which is somewhat different from the usual method of multiplication like adding and shifting where smaller blocks are used to form the bigger blocks. The Vedic Multiplier by using Urdhva Tiryakbhyam Sutra is designed in Verilog HDL, as its give effective & efficient use of structural method of modelling. The individual block is implemented using Verilog hardware description language. The functionality of each block is verified by using simulation software Altera Quartus II 9.0.




Fig. RTL view of 4X4 Vedic Multiplier

While the implementation of the second multiplier with pipeline technique will be done by using number of stages which will enhance the speed further but also it has increased the core area, but the delay has been decreased when compared with the previous design which was not implemented by using pipeline technique.




Fig. RTL view of 4X4 Vedic Multiplier using Pipeline Technique

The RTL Schematic for both pipelined and without pipelined architecture are obtained using Altera Quartus II 9.0.




Fig Simulation results for 4X4 Vedic Multiplier




Fig. Simulation results for 4X4 Vedic Multiplier using Pipeline Technique

TABLE I

Comparison of Synthesis Results for 65 nm Technology

FPGA Device Package	Type of Multiplier	Total Logic Elements	Delay (ns)	Speed (MHz)	Power (mW)
Altera Quartus II 9.0	VEDIC MULT. 4X4	33	12.0	82.5	65.47
	VEDIC MULT. USING PIPELINE TECHNIQUE 4X4	44	2.3	422.1	187.5

The power analysis, timing, area report have performed in Altera Quartus II 9.0 at 65 nm technology at 1.2 V.

V. CONCLUSION

The designs of 4x4 bits Vedic multiplier without & with pipeline technique have been implemented on Altera

Quartus II 9.0 device. The computation delay for 4x4 bits Vedic Multiplier (UT) was 12.108 ns and for 4x4 bits Vedic Multiplier using pipeline technique was 2.369 ns. It is therefore seen that the Vedic multipliers with pipeline technique are much faster than the conventional Vedic Multipliers. Udrhva Tiryakbhayam Sutra of Vedic Multiplier is highly efficient algorithm for multiplication. The algorithms of Udrhva Tiryakbhayam Sutra become even more efficient if it is used by implementing Pipeline technique.

The proposed Vedic Multipliers without and with Pipeline technique have found to be area and delay efficient as compare to previous designs while the design is suffering in terms of power dissipation. The Vedic Multiplier without Pipeline Technique results in area and power saving by 25% and 65.08% respectively while the Vedic Multiplier with Pipeline Technique results in delay savings by 80.28%

Definitely Vedic Multiplier approach becomes faster if it is designed by using Pipeline Technique but the area and power dissipation will become more. Thus it will be fast and time efficient design while suffering from factors like power and size.

REFERENCES

- [1] Udit Narula, Rajan Tripathi & Garima Wakhle, “High Speed 16-bit Digital Vedic Multiplier using FPGA”, IEEE 2nd International Conference on Computing for Sustainable Global Development (INDIACom), ISBN 978-9-3805-4415-1, pp. 121 – 124, 11-13 March 2015.
- [2] Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda, Delhi (1965).
- [3] Arpita S. Likhitkar, M. N. Thakare, S. R. Vaidya, “A Hierarchical Design of 32-bit Vedic Multiplier”, International Journal of Science and Research (IJSR), ISSN (Online): 2319-7064, Vol. 4 Issue 6, pp.108-110, June 2015.
- [4] Mr.Nishant, G.Deshpande & Prof. Rashmi Mahajan, “Ancient Indian Vedic Mathematics Based Multiplier Design for High Speed and Low Power Processor”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 3, Issue 4, pp. 8588-8594, April 2014.
- [5] Harish Babu, N Satish Reddy, N Bhumarapu Devendra & Jayakrishanan P., “Pipelined Architecture for Vedic Multiplier”, IEEE Advances in Electrical Engineering

- (ICAEE), 2014 International Conference, INSPEC Accession Number:14394592, pp.1-4, 9-11 Jan. 2014.
- [6] Vaijyanath Kunchigi, Linganagouda Kulkarni & Subhash Kulkarni, “Pipelined Vedic-Array Multiplier Architecture”, I.J. Image, Graphics and Signal Processing, 2014, Published Online in MECS, pp. 58-64, May 2014.
- [7] Prakash Pawar, Varun. R & Suma M. S, “Implementation Of High Speed Pipelined Vedic Multiplier”, International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 Vol. 2 Issue 5, pp. 1971-1974, May – 2013.
- [8] Vaijyanath Kunchigi, Linganagouda Kulkarni & Subhash Kulkarni, “High Speed and Area Efficient Vedic Multiplier”, IEEE Devices, Circuits and Systems (ICDCS), 2012 International Conference , ISBN no. 978-1-4577-1545-7, pp. 360-364,15-16 March 2012.
- [9] Pushpalata Verma, “Design of 4x4 bit Vedic Multiplier using EDA Tool”, International Journal of Computer Applications (0975 – 888) Vol. 48– No.20, pp. 32-35, June 2012.
- [10] Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, “Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics”, IEEE Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, ISBN no. 0-7803-9197-7, Vol.2, pp.1462-1465, 7-10 Aug. 2005