T Flip Flop Counter Design for Delay Optimization in CORDIC Waveform Generator

Mr. Manish M. Jaiswal[1], Mr. Sanjay Tembhurne[2]
[1, 2] Department of Electronics and Communication Egineering
[1, 2] GHRAET, Nagpur, Maharashtra, India

Abstract- *CORDIC is an acronym for Coordinate Rotation Digital Computer. It is a class of shift and adds algorithms for rotating vectors in a plane, which is usually used for the calculation of trigonometric functions, multiplication, division and conversion between binary and mixed radix number systems of DSP applications, such as Fourier Transform. A fast and energy-efficient CORDIC for the calculation of elementary function is always needed in electronics systems i.e. DSP processors, image processing and arithmetic units in microprocessors. On VLSI implementation level, the area also becomes quite important as more area means more system cost. The three parameters i.e. power, speed and area are always traded off. For DSP processors area and speed are the main ones. But sometimes, increasing the speed also increases the power consumption, so there is an upper bound of speed for a given power budget. Since elementary functions calculation dominates the execution time of most DSP algorithms, so there is need for high speed CORDIC algorithm. In this thesis, a very high speed CORDIC algorithm is implemented for fast calculations and generation of trigonometric functions for generation of waveform VHDL is used to implement a technology-independent design.*

Keywords:- CORDIC, DDS

I. INTRODUCTION

CORDIC is an introduced by Jack E. Volder to describe the Coordinate Rotation Digital Computer algorithm which he developed in 1959. It was used for the real time navigation system at that time and was further extended by Walther in the year 1971. It is used for the fast calculation of elementary functions like multiplication, division, trigonometric functions, logarithmic function, and various conversions like conversion of rectangular to polar coordinate and vice-versa. Although CORDIC may not be the fastest technique to perform these operations, it is attractive due to the simplicity of its hardware implementation, since the same iterative algorithm could be used for all these applications using the basic shift-add operations CORDIC algorithm can be applied in two modes (ex. rotation and vectoring) and three types (ex. linear, circular and hyperbolic mode). The algorithm is very attractive for hardware implementation because it uses only elementary shift-and-add operations to perform the vector rotation. It only needs the use of 2 shifter and 3 adder modules, so its power dissipation is very less and it is also very compact. It is frequently used in an array of processing elements on VLSI chips.

1.1 CORDIC PRINCIPLE

It is based on vector rotation operation. Each rotation can be realized with shift and add arithmetic operations. Vector rotation from vector v to v' through an angle give the x=cosine component and y=sine component. Rotation of any vector gives the equations .The CORDIC gives sine and cosine function easily as compared to traditional method like tailor series and look up table method.

In tailor series method the long mathematical formulae are given for evaluation of the sine , cosine and other trigonometric functions like hyperbolic functions. For hardware implementation of tailor series expansion of different trigonometric function more hardware required. Due to this reason for getting trigonometric function using tailor series is not an efficient. Also lookup table method has drawback of requirement of larger lookup table for getting resolution of output.

1.2 CORDIC OPERATION

CORDIC perform using the adds and shift operation to getting a function like trigonometric and hyperbolic for waveform generation. Doing this the hardware implementation required adder and shifter which has less area and power consumption. The minimum possible permissible shifts in the CORDIC iteration have been termed as basic shift, which is equal to the number of right shifts in the first CORDIC iteration. Below fig shows the adds and shift operation of CORDIC which gives simple operation for getting the desired output.



Fig 1- Adds and shift operation in CORDIC

II. DIRECT DIGITAL SYTHESIZER

In this section, we propose a new technique for generating arbitrary waveforms using the CORDIC processor. In the proposed design, the phase of hyperbolic DDS function generator is randomly modulated using a linear feedback shift register (LFSR). In the next subsection, we discuss the design of hyperbolic DDS based on the proposed CORDIC processor, following which the architecture of proposed AWG is described. The proposed DDS can be used to generate hyperbolic, exponential and other arbitrary waveforms. For generating sinusoidal waveforms, the output of circular CORDIC processor replaces the hyperbolic CORDIC processor in the proposed DDS. The direct digital synthesizer is having three main block counter, lookup table and proposed CORDIC processor. Here the three bit counter is made using T-flip- flop. The basic direct digital synthesizer is shown in figure below. The second block is lookup table which store the phase angle which is increment by counter. Third block is proposed CORDIC processor which give output function by adds and shift operation.

Direct digital synthesizer (DDS) is valuable technique used for waveform generation. It is preferred in modern communication due to its advantage of fine frequency resolution, low phase noise . Very fast frequency changes make a DDS more effective than PLL.



Fig 2- Direct Digital Synthesizer

2.1 COUNTER

Here we required up counter to design direct digital synthesizer. The counter is design using T - flip flop which is efficient than counter using D - flip flop. The delay generated in T-flip flop counter is less than D-flip flop counter. So that we use T-flip flop counter for further design of DDS.



Fig 3- counter using T flip-flop

2.2 OUTPUT WAVEFORM



Fig 4-The output waveform of counter.

Here we use up counter for the address of phase. The three Most-Significant-Bits (MSB) of the counter divide the entire coordinate space into octants. The exponential-up signal is generated using an up-counter, while for an exponential-down signal a down-counter is used.

III. CONCLUSION

The performance of CORDIC waveform generator is depends on counter, look up table and CORDIC processor. To improve delay of CORDIC waveform generator using modified up counter. Basic building block of counter is T flip-flop with amount of delay 3.219 ns.

REFERENCES

[1] S.F.Hsiao,Y.H.Hu and T.B. Juang ,"A memory efficient and high speed sine/cosine generator based on parallel CORDIC rotations ,"IEEE signal process .lett.,vol.11,no.2,pp.152-155,Feb.2004.

[2] FU Qimu, NG Dong, DING Xiaoming , "Multi-mode CORDIC processor on a dynamically reconfigurable array "IEEE 2014.

[3] D. Peterson and B. Precision, Function Generator and Arbitrary Waveform Generator Guidebook. Yorba Linda, CA: B&K Precision Corporation, 2010.

[4] TTI, Technical Specifications DDS Function/Arbitrary Generator.

[5] W. Hu, C. L. Lee, and X.Wang, "Arbitrary waveform generator based on direct digital frequency synthesizer," in Proc. 4th IEEE Symp. Electronic Design, Test and Applications, Jan. 2008, pp. 567–570.

[6] A. Ashrafi, R. Adhami, L. Joiner, and P. Kaveh, "Arbitrary waveform DDFS utilizing Chebyshev polynomials interpolation," IEEE Trans. Circuits Syst. I, vol. 51, no. 8, pp. 1468–1475, Aug. 2004.