DESIGN OF LOW POWER FLIP-FLOP USING ADJUSTABLE VOLTAGE CIRCUIT TECHNIQUE

¹S.Nivedha, ²Dr.P.Thiruvalar selvan

¹PG scholar, M.E VLSI Design, TRP Engineering college (SRM Group) ²Associate professor, ECE dept, TRP Engineering college (SRM Group)

Abstract- The proposed system describes the power reduction in flip-flop. The system uses a technique called adjustable voltage circuit (AV circuit). The power reduction is achieved by combining the AV circuit with the D-Flip Flop. Adjustable voltage circuit can be applied to any load circuit. D Flip Flop is the load circuit in this project. Supply voltage Vdd is connected to adjustable voltage circuit. The AV circuit supplies a maximum DC voltage to an active load or decrease the dc voltage supplied to the load circuit in standby mode. Furthermore this AV circuit can be applied in Memories and Registers. This paper investigates the effectiveness of flip flop with this technique. The power reduction has been achieved upto 12%. The flip flop design has been carried out using 180 Nano scale technology. The circuit has been simulated by using the Tanner EDA tool.

Key words—Flip-flops, low-power, VLSI.

I. INTRODUCTION

The mobile market keeps on expanding. In addition to the conventional mobile phone, digital camera, and tablet PC, development of various kinds of wearable information equipment or healthcare associated equipment has newly prospered in recent years. Today's technologies make possible powerful computing devices with multimedia capabilities. Consumer's attitudes are gearing towards better accessibility and mobility. Their desire has caused a demand for an ever-increasing number of portable applications requiring low-power and high throughput. For example, notebook and handheld computers are now made with competitive computational capabilities as those found in desktop machines. It is important that these high computational capabilities are placed in a low-power, portable environment. The weight and size of these portable devices is determined by the amount of power required. The battery lifetime for such products is crucial, hence, a well planned low-energy

design strategy must be in place. In order to meet the demand in high computational applications, the clock rate is steadily increasing, with clock jitter and clock skew being an increasingly significant part of the clock cycle. The energy consumed by low-skew clock distribution networks is perpetually growing. In addition, the number of logic gate delays in a clock period is reduced by 25% per generation, and is approaching a value of 10 or smaller beyond 0.13 μ m technology generation. As a result, latency of flip-flops or latches is becoming a larger portion of the cycle time. In order to achieve a design that is both high performance and power efficient , careful attention must be paid to the design of the flip-flop and latches.

II. CONCEPT OF EXSISTING SYSTEM




Fig. 1. Conventional transmission-gate flip-flop (TGFF).




Fig. 2. Differential sense-amplifier flip-flop (DiffFF).

Here we analyze problems on previously designed typical low power flip-flops with comparison to a conventional flip-flop as in Fig.1. The Fig. 2 shows a typical circuit of differential sense- amplifier type FF (DiffFF). This circuit is very effective to amplify smallswing signals and so it can be used in output part of memory circuits. In this type of flip-flop, the effect of power reduction degrades if the data activity is low, because these kind of circuits have pre-charge operation in every clock-low state. Eventhough if we use reduced clock swing, then it requires a customized clock generator and an extra bias circuit.




Fig. 3. Conditional-clocking flip-flop (CCFF).

Figure 3 shows a circuit of conditional- clocking type flip-flop (CCFF). This circuit monitors the change in input data at each and every clock cycle. If the input data are not changed then the circuit disables the operation of internal clock. By this operation, the power can be reduced when the input data are not changed. But the drawback is that the cell area doubles that of the conventional circuit shown in fig.1. and mainly due to this size issue, it becomes hard to use if the logic area is relatively large in the chip.




Fig. 4. Cross-charge control flip-flop (XCFF).

Fig. 4 shows the circuit of cross-charge control FF (XCFF) [7]. The feature of this circuit is to drive output transistors separately in order to reduce charging and discharging of gate capacitance. However during actual operation, some of the internal nodes are pre-set with clock signal if the data is high, and this operation dissipates extra power to charge and discharge internal nodes. As a result, the effect of power reduction will decrease.




Fig. 5. Adaptive-coupling flip-flop (ACFF).

The figure5 shows the adaptive coupling type flip-flop which is based on a 6 transistor memory cell. In this flip-flop, the double channel transmission gate is replaced by a single-channel transmission gate with additional dynamic circuit which has been used for the data line in order to reduce the clock related transistors. But here the delay gets affected easily by input clock slew variation because different types of single channel transmission gate are used with the common data line and clock signal. Moreover , characteristics of single channel transmission gate circuits and dynamic circuits are strongly affected by process variation. Therefore, their optimization is very difficult, and performance degradation across various process occurs.




Fig. 7. Transistor level schematic of Fig. 6

The power of the FF is mostly dissipated in the operation of clock-related transistors, and reduction of transistor count is effective to avoid cell area increase and to reduce load capacitance in internal nodes. In the conventional FF shown in 12 transistors are 12 clocked transistors. It is quite difficult to reduce the clock-related transistor directly from this circuit. One reason is because transmission-gates need a 2-phase clock signal, thus the clock cannot be eliminated. Another reason is that transmission-gates is constructed by both PMOS and NMOS to avoid degradation of data transfer characteristics caused by single-channel MOS usage. There-fore, instead of transmission-gate type circuit, we consider a combinational type circuit as shown in Fig. 6. To reduce the transistor-count we consider a method consisting of the following two steps. The first step is to have a circuit with two or more logically equivalent AND or OR logic parts which have the same input signal combination, especially including clock signal as the input signals. Then, merge those parts in transistor level as the second step.






Fig.6. Transistor level schematic of topologicallycompressed flip-flop (TCFF).

IV. CONCEPT OF PROPOSED FLIP-FLOP

4.1 ADJUSTABLE VOLTAGE CIRCUIT





Adjustable voltage circuit that consist of parallel connection of PMOS transistor and NMOS transistors. Nmos transistors are connected in series. The 'm ' number of NMOS transistors can be connected in this series connections. As the number of NMOS transistor increased the drain to source voltage of the OFF NMOS transistor decreased. There by the supply voltage reduces and in turn power consumption reduces.

4.2 DESIGN APPROACH

In order to reduce the power of the FF while keeping competitive performance and similar cell area, we tried to reduce the transistor count , without introducing any dynamic or pre-charge circuit. The two master and two slave configuration flip-flop is replaced by one master one slave. Circuit contains four clocked transistors. During ON and OFF of the clock pulse the each transistor node get charged and discharged respectively. Unwanted charging and discharging of the transistors leads to increase the power consumption. To reduce this effect clocked transistors are considerably reduced.




Fig 8 Flip-flop with adjustable voltage circuit

The master and slave part of the flip-flop circuit separated by a pmos transistor. This flip flop circuit is connected as a load circuit to the adjustable voltage circuit. Any circuit can be used as a load for adjustable voltage circuit. The power of the FF is mostly dissipated in the operation of clock-related transistors, and reduction of transistor count is effective to avoid cell area increase and to reduce load capacitance in internal nodes. In the conventional FF, there are 12 clock-related transistors. To reduce clock-related transistor counts directly from this circuit is quite difficult. One reason is because transmission-gates need a 2-phase clock signal, thus the clock driver cannot be eliminated. Another reason is that transmission-gates should be constructed by both PMOS and NMOS to avoid degradation of data transfer characteristics caused by single-channel MOS usage.

V. SIMULATION RESULTS

a)CIRCUIT OPERATION:

Adjustable voltage circuit in which VDD is the supply voltage and VL is the output voltage of this circuit and it can be applied to any load circuit. During the active mode (when SL=0), this circuit supplies maximum supply voltage to the load circuit through the ON pmos transistor P1 so the load circuit can operate quickly. During the standby mode (when SL=1), it provides slightly lower supply voltage to the load circuit through the weakly ON nmos transistors (N1,N2,...Nm). Voltage applied to the load circuit is given by

VL=VDD-Vn

Where Vn is the voltage drop of m weakly ON NMOS transistors.

b)EXISTING METHOD

The simulation output of Transmission gate flip-flop is shown below




Figure 9 Output of Transmission Gate flip-flop

The simulation output of Differential flip-flop is shown below




Figure 10 Output of Differential flip-flop

The simulation Output of Conditional Clocking Flip-flop is shown below




Figure12 Output of Conditional Clocking flip-flop

The Simulation output of Cross Charge Control Flip-flop is shown below




Figure 11 Output of Cross Charge Control flip-flop

The Simulation output of Adaptive Coupling Flip-flop is shown below




Figure 13 Output of Adaptive Coupling flip-flop

c)PROPOSED METHOD

The simulation Output of 28Transistor flip-flop is shown below






Figure 14 Output of 28Transistor flip-flop

The simulation output of Topologically Compressed Flipflop is shown below








Figure 16 Output of flip-flop with adjustable voltage circuit




Figure 17 Power output

6.3 POWER COMPARISON BETWEEN FLIP-FLOPS

Parameters	Existing method	Proposed method
No. of transistors	21	16
Power consumption	3.58mW	4.5nW

Table 6.10 Comparison of flip-flops

6.4 LAYOUT FOR THE PROPOSED FLIP-FLOP




Fig 18 Layout of the flip-flop with adjustable voltage

6.5 DELAY ANALYSIS

	able Setup Window Help
I 🛎 🖬 🎒 💽 🗛 🕺 🖻 I	🗟 n n 🗄 🔯 🥏
nput file: DSelf1.sp	Output: DSelf1.out
rogress: Simulation completed	
· ·	
otal nodes: 14 Active d	devices: 16 Independent sources: 4
otal devices: 20 Passive o	devices: 0 Controlled sources: 0
VCVS - 0	
VCVS = 0 CCVS = 0	
V-control switch - 0	
) External C model instances - 0
HDL devices = 0	
Subcircuits - 0	
Independent nodes - 9	
Total nodes - 1	
iotai nouco i	
Opening output file	"C:\Users\user\AppData\Local\Temp\DSelf1.dat"
	OP value (1.8) differs from the transient time 0 value
warning : Source v2 DC	or value (1.6) differs from the transfent time o value
Measurement result summ	
Measurement result summ tdelay = 1.9787e-0	
tdelay = 1.9787e-0	008
	008
tdelay = 1.9787e-0	008
tdelay = 1.9787e-0	008
tdelay = 1.9787e-0 tdelay = 1.9787e-0 Parsing Setup	008 008
tdelay = 1.9787e-0 tdelay = 1.9787e-0 Farsing Setup DC operating point	008 008 0.01 seconds 0.01 seconds 0.00 seconds
tdelay = 1.9787e-0 tdelay = 1.9787e-0 Parsing Setup	008 008 0.01 seconds 0.01 seconds 0.00 seconds
tdelay = 1.9787e-0 tdelay = 1.9787e-0 Parsing Setup DC operating point	008 008 0.01 seconds 0.01 seconds 0.00 seconds
tdelay = 1.9787e-0 tdelay = 1.9787e-0 Parsing Setup DC operating point Transient Analysis	008 008 0.01 seconds 0.00 seconds 0.03 seconds
tdelay = 1.9787e-0 tdelay = 1.9787e-0 Parsing Setup DC operating point Transient Analysis DC operating point	008 008 0.01 seconds 0.01 seconds 0.00 seconds 0.00 seconds

Figure 19 Delay analysis

VII. CONCLUSION

The low power flip-flop is compatible with the conventional process is proposed to save upto 12% of the total power consumption. compression design methodology. The delay value has been obtained for this flip flop is 1.9787e-008s. Power value that has been calculated by the software tool is 4.5nW. The topology of adjustable voltage circuit is easily expandable to various kinds of FFs without performance penalty. In summary, this flip flop can be applied to various speed systems, and it can reduce whole chip power more effectively. In future we can add some other leakage reduction techniques and the power can be further reduced. Furthermore the work can reduce the power consumption by using low swing voltage approach.

VIII. REFERENCES

[1]Tadayoshi Enomoto, Yoshinori Oka, and Hiroaki Shikano, (2003), "A Self-Controllable Voltage Level (SVL) Circuit and its Low-power High – Speed CMOS Circuit Applications," IEEE Journal of solid state circuits. Vol. 38, No.7,pp.1220-1226

[2] A. Blotti and R. Saletti, "Ultralow-power adiabatic circuit semi-custom design," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 12, no. 11, pp. 1248–1253, Nov. 2004.

[3] D. Ho, K. Iniewski, S. Kasnavi, A. Ivanov, and S. Natarajan, "Ultra-low power 90 nm 6T SRAM cell for wireless sensor network application," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2006, pp. 4131–4134.

[4] F. Frustaci, P. Corsonello, S. Perri, and G. Cocorullo, "Techniques for leakage energy reduction in deep submicrometer cache memories" *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 11, pp. 1238–1249, Nov. 2006.

[5] L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch, "Stable SRAM cell design for the 32 nm node and beyond," in *Proc. Symp. VLSI Tehnol.*, Jun. 2005,pp. 128–129 [6] H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, "Ultra-lowpower clocking scheme using energy recovery and clock gating," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 17, no. 1, pp. 33–44, Jan. 2009.

[7] K. Takeuchi, R. Koh, and T. Mogami, "A study of the threshold voltage variation for ultra-small bulk and SOI CMOS," *IEEE Trans. Electron. Dev.*, vol. 48, no. 9, pp. 1995–2001, Sep. 2001.

[8] Laxmi Singh and Ajay Somkuwar Department of Electronics & Communication, Corporate college of Technology, Bhopal, India "4t Dram Based On Self Controllable Voltage Level Technique For Low Leakage Power in Vlsi".

[9] M. E. Hwang, A. Raychowdhury, and K. Roy "Energy-recovery techniques to reduce on-chip power density in molecular nanotechnologies," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 8, pp. 1580– 1589, Aug. 2005.

[10] S. E. Esmaeili, A. J. Al-Kahlili, and G. E. R. Cowan, "Low-swing differential conditional capturing flip-flop for LC resonant clock distribution networks," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 8, pp. 1547–1551, Aug. 2012.

[11] V. Gupta and M. Anis, "Statistical design of the 6T SRAM bit cell," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 1, pp. 93–104, Jan. 2010.

[12] Wayne Wolf "Modern Vlsi Design Ip Based Design" pg no:345-359.

[13] Y. Li, C. H. Hwang, and T. Y. Li, "Random-dopantinduced variability in nano-CMOS devices and digital circuits," *IEEE Trans. Electron. Dev.*, vol. 56, no. 8, pp. 1588–1597, Aug. 2009.

[13] Z. Guo, S. Balasubramanian, R. Zlatanovici, T. J. King, and B. Nikolic, "FinFET-based SRAM design," in *Proc. IEEE Int. Symp. Low Power Electron. Design*, Aug. 2005, pp. 2–7.