LOW PDP CMOS FULL ADDER DESIGN

• Author(s):

  Ms. Chaitali L Landge | Prof.D.B.Pawar

• Keywords:

  PDP,CMOS

• Abstract:

  In This Work Efforts Are Made To Improve The Performance Of Full Adder With Re-spect To Power-delay Product, Power Dissipation And Time Delays Using 90nm CMOS Technology. Currently There Are Two Techniques Used Namely Alternative Internal Logic Struct

---

Other Details

• Paper id:

  IJSARTV2I128122

• Published in:

  Volume: 2 Issue: 12 December 2016

• Publication Date:

  2016-12-14

Download Article