FPGA REALIZATION OF HIGH SPEED HYBRID MULTIPLIER

• Author(s):

  Mr. M.Prasad | G Surendra Reddy | Y Gowtham Reddy | V Sumanth reddy | P Sathvika

• Keywords:

  Multiplier, FPGA, High Speed, Booth, Timing Delay

• Abstract:

  An Innovative Hybrid Multiplier Concept Is Put Forth In This Brief. The Hybrid Multiplier Combines Two Different Multiplier Types. Modern Computing Systems Need Multipliers That Use Less Power, Space, And Time. In This Study, We Use Wallace-Dadda And Vedi

---

Other Details

• Paper id:

  IJSARTV9I463513

• Published in:

  Volume: 9 Issue: 4 April 2023

• Publication Date:

  2023-04-22

Download Article