DESIGN HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS FOR IIR FILTER

• Author(s):

  Pratibha P. Dighe | Aashish Mhaske

• Keywords:

  Vedic Mathematics, Multiplier, DSP, IIR Filter, Urdhwa Tiryagbhyam Sutra, MATLAB 8.1, Xilinx 14.5 ISE.

• Abstract:

  Digital Signal Processing Operation Utilizing Vedic Mathematics Which Performs The Signal Handling Operation Like Convolution, Circular Convolution, Cross Correlation, Auto-correlation And Filter Design. Digital Signal Processing (DSP) Operations Are Vita

---

Other Details

• Paper id:

  IJSARTV4I925677

• Published in:

  Volume: 4 Issue: 9 September 2018

• Publication Date:

  2018-09-01

Download Article