High Impact Factor : 7.883
Submit your paper here

Impact Factor

7.883


Call For Paper

Volume: 11 Issue 04 April 2025


Download Paper Format


Copyright Form


Share on

Design And Analysis Of Efficient Of 32 Bit Approximate Multiplier Compressors

  • Author(s):

    D.SATHYA | P.Rajesh Kumar

  • Keywords:

    Approximate Computing, FPGA-based Compressor, Low-power Circuit.

  • Abstract:

    Approximate Computing Has Become An Emerging Technique To Reduce Power Consumption. In Numerous Applications, Multiplication Is A Crucial Operation, Designing It For Approximation Is Effective In Optimizing System Performance. In This Paper, We Propose Low-power FPGA-based Multipliers By Employing The Novel Compressor Designs. Given That The Compressor Is The Primary Unit In The Multiplier, We Introduce Novel Exact And Approximate Compressors With Low-complexity Circuits To Parallels Accumulate The Elements. To Flexibly Configure The Proposed Compressors, A Compressor-based Once-through Structure Is Proposed To 8×8 Multipliers. Two Variants Of The Approximate Multipliers Are Provided With Different Accuracy Hardware Trade-offs. Compared With The Exact Multiplier, The Proposed Approximate Multiplier Reduces Power By 57.90%, Area By 33.80%, And Delay By 24.78%. With A Similar Accuracy Loss, The Proposed Designs Save More Hardware Resources Than Others. In Addition, The Effectiveness Of Approximate Multipliers Is Assessed In Image Sharpening.

Other Details

  • Paper id:

    IJSARTV11I4103169

  • Published in:

    Volume: 11 Issue: 4 April 2025

  • Publication Date:

    2025-04-16


Download Article