Call For Paper

Volume 4 Issue 7

July 2018

Submit Paper Here
Download Paper Format
Copyright Form
NEWS & UPDATES
News for Authors:

We have started accepting articles by online means directly through website. Its our humble request to all the researchers to go and check the new method of article submission on below link: Submit Manuscript

Follow us on Social Media:

Dear Researchers, to get in touch with the recent developments in the technology and research and to gain free knowledge like , share and follow us on various social media. Facebook

title

IMPLEMENTATION OF OFDM MODULATOR AND DEMODULATOR FOR FPGA BASED APPLICATIONS

Author(s):

Ishwar Vilas Bhoge

Keywords:

NLOS, OFDM, PSK, FFT. IFFT, VHDL, FPGA, RTL.

Abstract

The new mobile technologies trying to give broadband over wireless channel allowing the user to have bandwidth connectivity even inside moving vehicle. The metropolitan broadband wireless networks require a non-line-of-sight (NLOS) capability, and the scheme Orthogonal Frequency Division Multiplex (OFDM) becomes essential to overcome the effects of multipath fading. Orthogonal Frequency Division Multiplexing (OFDM) has become very popular, allowing high speed wireless communications. OFDM could be considered either a modulation or multiplexing technique and its hierarchy corresponds to the physical and medium access layer. A basic OFDM modulator system consists of a PSK modulator, a serial to parallel, and an IFFT module. The iterative nature of the IFFT and its computational order makes OFDM ideal for a dedicated architecture outside or parallel to the main processor. The VHDL implementation allows the design to be extended for either FPGA or ASIC implementation, which suits more for the Software Defined Radio (SDR) design methodology. In this project the OFDM modulator and demodulator will be implemented with full digital techniques. VHDL will be used for RTL description and FPGA synthesis tools will be used for performance analysis of the proposed core. The major blocks are Interleaving/Mapping circuit, 8 point IFFT, 8 point FFT, and arithmetic blocks.

Other Details

Paper ID: IJSARTV
Published in: Volume : 4, Issue : 1
Publication Date: 1/1/2018

Article Preview




Download Article