FPGA BASED MULTI LEVEL CARRY SAVE ADDERS Reversible Logic Gates |
Author(s): |
Yella Nirmala Devi |
Keywords: |
CSTR-PID-ZN-Fuzzy-MRAM-MATLAB. |
Abstract |
Multi operand addition, which is often found in partial product reduction of multipliers, or some combinations of addition and multiplication, is a fundamental and frequently used arithmetic operation .Though it can be realized with carry-propagate adder (CPA) trees, fast multi-operand addition usually consists of two phases, where the number of addends is compressed to 2 such as a Wallace tree and a Dadda tree, and then the final CPA generates the result of multiplication for ASIC implementation. Such trees are often constructed using 3-input 2-output counters (also called carry-save adder or full adder) and 2-input 2-output counters (half adder) as basic components. In this paper we prove that there is possibility to implement carry-save adders on FPGA devices with a similar hardware cost to that of carry-propagate adders, while keeping a constant computation time, in such a way that considering operands with number of bits greater or equal to 16, the speed gain is notorious, this process is similar to an ASIC-based design. |
Other Details |
Paper ID: IJSARTV Published in: Volume : 3, Issue : 9 Publication Date: 9/7/2017 |
Article Preview |
Download Article |