Call For Paper

Volume 10 Issue 3

March 2024

Submit Paper Here
Download Paper Format
Copyright Form
NEWS & UPDATES
News for Authors:

We have started accepting articles by online means directly through website. Its our humble request to all the researchers to go and check the new method of article submission on below link: Submit Manuscript

Follow us on Social Media:

Dear Researchers, to get in touch with the recent developments in the technology and research and to gain free knowledge like , share and follow us on various social media. Facebook

title

Simultaneous Reduction of Dynamic and Static Power In Scan Mode (CMOS Technology) Using C-Algorithm

Author(s):

Ms. J.suganya

Keywords:

Abstract

Power dissipation during test is a major challenge in testing integrated circuits. Dynamic power has been the dominant part of power dissipation in CMOS circuits, however, in future technologies the static portion of power dissipation will outreach the dynamic portion. This paper proposes an efficient technique to reduce both dynamic and static power dissipation in scan structures. Scan cell outputs which are not on the critical path(s) are multiplexed to fixed values during scan mode. These constant values and primary inputs are selected such that the transitions occurred on non-multiplexed scan cells are suppressed and the leakage current during scan mode is decreased. A method for finding these vectors is also proposed. Effectiveness of this technique is proved by experiments performed on ISCAS89 benchmark circuits.

Other Details

Paper ID: IJSARTV
Published in: Volume : 1, Issue : 1
Publication Date: 1/13/2015

Article Preview




Download Article