A Near Sinusoidal Three Phase Five Level Voltage Source Inverter With Fundamental Switching Frequency

Santhosh D.J¹, Mallikarjuna B²
¹,² Department of Electrical and Electronics
¹,² RNSIT, Bengaluru, Karnataka, India.

Abstract- In this paper, a near sinusoidal three phase five level voltage source inverter with fundamental switching frequency is proposed. The proposed topology is constructed of 12 power switches and 12 diodes to achieve a three-phase five-level AC Y-connected output. The output line-to-line voltage is five levels and total harmonic distortion is lower. Multilevel inverters are used in the place where filters are not required and less harmonics are needed. Compared to the traditional three-phase inverters, the proposed three-phase five level inverter can achieve the five output voltage levels with fewer components. In this paper, the details of the mode analyses and control schemes are discussed. An experimental prototype with input voltage 500 V, output power 6 kW, THD 3.62%, and efficiency 98.40% is implemented to verify the theory and feasibility of the proposed topology.

Keywords- Multilevel Inverter, Inverter, Three-phase, Mat lab.

I. INTRODUCTION

With the energy crisis all over the world, renewable energy systems are now widely set up to provide energy to the utility grid. Along with the green energy systems getting widely spread, the interface between generators and utility grid becomes much more important than before [1]-[7]. Three phase topology has the advantage of high power density. And three-phase inverter can be used to drive motors directly as well. However, the traditional interface such as half-bridge inverter and H-bridge inverters are used in cascade way. By cascading the H-Bridge Inverter, the output voltage can achieve multi-level. The more output voltage levels are needed, the more H-bridge inverters are added. However, each H-bridge inverters requires one independent and isolated source, and the numbers of source increase as the output levels get higher [9], [14]-[18].

The second type of multi-level inverter is to change the voltage of the terminal. Thus, the different voltage levels can be composed [21], [22]. The reverse recovery problem cannot avoid. Also, the conduction loss is decided by diode and switch. Compared with previous topologies, simplified multilevel inverter can achieve the same output levels with ZVS and loss reduced is proposed [24]-[26]. The concept of bidirectional circuit and floating neutral point are implemented together to achieve multi-level output. This topology is simple, easy to design, and the control system would not be so complicated.

Among the topologies introduced above, each circuit has its characteristics. The voltage stress on power switches would be clamped to the input capacitors and clamping capacitors in diode-clamped and capacitor-clamped inverter, and this would make the selection of switches become much easier. However, the cumbersome number of diodes,
capacitors and power switches would cause the whole system hard to design as the output levels get higher. Cascaded H-bridge inverter would need multi-sources when the output levels increase, however, the simple characteristic make this topology easy to design. At the simplified multi-level inverter, it implements the concept of bidirectional auxiliary circuit. By connecting the auxiliary circuit to the conventional H-bridge inverter, fewer components are needed at the same output voltage levels [9]-[18], [21]-[26].

To simplify the complexity of multi-level inverters, a near sinusoidal three phase five level voltage source inverter with fundamental switching frequency is presented. With the bidirectional auxiliary circuit being combined with the traditional three-phase six-switch inverter, this topology can achieve the same levels as the conventional multi-level topologies in minimum power elements numbers. The auxiliary circuit is only composed of six switches and six diodes. The control scheme is also easier and high power density. The proposed topology has been experimented with fundamental switching frequency scheme.

II. OPERATION OF PROPOSED INVERTER

The proposed inverter is shown in Fig. 1, which only needs one input voltage source, and consists of two series capacitors which are parallel with input voltage source, 12 switches, and 12 diodes. The diodes D1, D2, D3, switches S10, S11, and S12 provide routes for Vdc/2. Because the switches used in this paper would be turned on by inverse voltage over 30 V, it needs the diodes D4, D5, and D6 to prevent the switches S10, S11, and S12 from turning on during the wrong time. The line-to-line voltages Vab, Vbc, and Vca are five-level, Vdc, Vdc/2, 0, -Vdc/2, -Vdc. The phase-to-neutral voltages Van, Vbn, and Vcn are seven-level, 2Vdc/3, Vdc/2, Vdc/3, 0, -Vdc/3, -Vdc/2, and -2Vdc/3. The control scheme has twelve modes, and each mode is 30 degrees. The following analyses are based on the assumptions that the volumes of the capacitors C1 and C2 are big enough as two voltage sources equal to Vdc/2. All of the switches and diodes are ideal. Fig. 3 shows the status of the switches. The switching frequency is 50Hz.

Mode 1: In this mode, the current ia is negative, ib is negative, and ic is positive shown as Fig. 4a. The switches S2, S4, S5, and S9 are on. The voltage of the node a is 0 V, the node b is 0 V, and the node c is Vdc. The output line-to-line voltage Vab is 0 V, Vbc is -Vdc, and Vca is Vdc. In order to prevent voltage spike during the dead time of S1 and S2 in next mode, turn on S10 to provide a route for inductor current.

Mode 2: In this mode, the current ia is negative, ib is negative, and ic is positive shown as Fig. 4b. The switches S4, S5, S9, and S10 are on. The diode D4 is on. Although S1 is turned on, the switch S10 and the diode D4 are on and S1 is off because the current ia is negative. The voltage of the node a is Vdc/2, the node b is 0 V, and the node c is Vdc. The output line-to-line voltage Vab is Vdc/2, Vbc is -Vdc, and Vca is Vdc/2. The capacitor C1 releases power to load in this mode.
Mode 3: In this mode, the current $i_a$ is positive, $i_b$ is negative, and $i_c$ is positive shown as Fig. 4c. The switches S1, S4, S5, S7, and S9 are on. The voltage of the node a is Vdc, the node b is 0 V, and the node c is Vdc. The output line-to-line voltage $V_{ab}$ is Vdc, $V_{bc}$ is $-Vdc$, and $V_{ca}$ is 0 V.

Mode 4: In this mode, the current $i_a$ is positive, $i_b$ is negative, and $i_c$ is positive shown as Fig. 4d. The switches S1, S4, S5, and S7 are on. The diode D3 is on. The voltage of the node a is Vdc, the node b is 0 V, and the node c is Vdc/2. The output line-to-line voltage $V_{ab}$ is Vdc, $V_{bc}$ is $-Vdc/2$, and $V_{ca}$ is Vdc/2. The capacitor C2 releases power to load in this mode.

Mode 5: In this mode, the current $i_a$ is positive, $i_b$ is negative, and $i_c$ is negative shown as Fig. 4e. The switches S1, S4, S6, and S7 are on. The voltage of the node a is Vdc, the node b is 0 V, and the node c is 0 V. The output line-to-line voltage $V_{ab}$ is Vdc, $V_{bc}$ is 0 V, and $V_{ca}$ is $-Vdc$. In order to prevent voltage spike during the dead time of S3 and S4 in next mode, turn on S11 to provide a route for inductor current.

Mode 6: In this mode, the current $i_a$ is positive, $i_b$ is negative, and $i_c$ is negative shown as Fig. 4f. The switches S1, S6, S7, and S11 are on. The diode D5 is on. Although S3 is turned on, the switch S11 and the diode D5 are on and S3 is off because the current $i_b$ is negative. The voltage of the node a is Vdc, the node b is Vdc/2, and the node c is 0 V. The output line-to-line voltage $V_{ab}$ is Vdc/2, $V_{bc}$ is Vdc/2, and $V_{ca}$ is $-Vdc$. The capacitor C1 releases power to load in this mode.

Mode 7: In this mode, the current $i_a$ is positive, $i_b$ is positive, and $i_c$ is negative shown as Fig. 4g. The switches S1, S3, S6, S7, and S8 are on. The voltage of the node a is Vdc, the node b is Vdc, and the node c is 0 V. The output line-to-line voltage $V_{ab}$ is 0 V, $V_{bc}$ is Vdc, and $V_{ca}$ is $-Vdc$.

Mode 8: In this mode, the current $i_a$ is positive, $i_b$ is positive, and $i_c$ is negative shown as Fig. 4h. The switches S1, S3, S6 and S8 are on. The diode D1 is on. The voltage of the node a is Vdc/2, the node b is Vdc, and node c is 0V. The output line-to-line voltage $V_{ab}$ is $-Vdc/2$, $V_{bc}$ is Vdc, and $V_{ca}$ is Vdc/2. The capacitor C2 releases power to load in this mode.

Mode 9: In this mode, the current $i_a$ is negative, $i_b$ is positive, and $i_c$ is negative shown as Fig. 4i. The switches S2, S3, S6 and S8 are on. The voltage of the node a is 0V, the node b is Vdc, and node c is 0V. The output line-to-line voltage $V_{ab}$ is $-Vdc$, $V_{bc}$ is Vdc, and $V_{ca}$ is 0V. In order to prevent voltage spike during the dead time of S5 and S6 in next mode, turn on S12 to provide a route for inductor current.

Mode 10: In this mode, the current $i_a$ is negative, $i_b$ is positive, and $i_c$ is positive shown as Fig. 4j. The switches S2, S3, S8 and S12 are on. The diode D6 is on. Although S5 is turned on, the switch S12 and the diode D6 are on and the switch S5 is off because the current $i_c$ is negative. The voltage of the node a is 0V, the node b is Vdc, and node c is Vdc/2. The output line-to-line voltage $V_{ab}$ is $-Vdc$, $V_{bc}$ is Vdc, and $V_{ca}$ is Vdc/2. The capacitor C1 releases power to load in this mode.

Mode 11: In this mode, the current $i_a$ is negative, $i_b$ is positive, and $i_c$ is positive shown as Fig. 4k. The switches S2, S3, S5, S8, and S9 are on. The voltage of the node a is 0V, the node b is Vdc, and the node c is Vdc. The output line-to-line voltage $V_{ab}$ is $-Vdc$, $V_{bc}$ is 0V, and $V_{ca}$ is Vdc. Mode 12: In this mode, the current $i_a$ is negative, $i_b$ is positive, and $i_c$ is positive shown as Fig. 4l. The switches S2, S3, S5, S9, and S11 are on. The diode D2 is on. The output line-to-line voltage $V_{ab}$ is $-Vdc$, $V_{bc}$ is $-Vdc/2$, and $V_{ca}$ is Vdc. The output line-to-line voltage $V_{ab}$ is $-Vdc/2$, $V_{bc}$ is $-Vdc/2$, and $V_{ca}$ is Vdc. C2 releases power to load in this mode.

\[ RMS = \frac{1}{\pi} \sqrt{\int_0^\infty f(x)^2 dx} \] ……………………………………(1)

III. SIMULATION RESULTS OF THE PROPOSED INVERTER

Before experiment, the proposed topology was simulated by MATLAB. Fig. 5 and Fig. 6 are the simulation results of fundamental switching frequency control scheme. Fig. 5 shows the output line-to-line voltage waveforms Vab, Vbc, and Vca when the output power is 6 kW. Fig. 6 is the output phase-to-neutral voltage waveforms phase a, b, and c. Table I is the circuit specification, and Table II is the specifications.

In order to let output line-to-line voltage become sinusoidal, a low pass filter was designed with filter frequency 240Hz. By adding a filter capacitor along with the load inductor which is 20mH, the filter capacitor can be derived by equation (2).

\[ C = \frac{1}{4\pi^2 fL} \] …………………………………………(2)

<table>
<thead>
<tr>
<th>Control schemes</th>
<th>Fundamental switching frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Characteristic</td>
<td></td>
</tr>
<tr>
<td>Input voltage</td>
<td>500 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>380 Vrms</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Max. output power</td>
<td>6 kW</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Control schemes</th>
<th>Fundamental switching frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Characteristic</td>
<td></td>
</tr>
<tr>
<td>C1~C2</td>
<td>330 μF, 315 V</td>
</tr>
<tr>
<td>S1 ~ S12</td>
<td>IXGH32N60A 600 V, 60 A</td>
</tr>
<tr>
<td>D1 ~ D12</td>
<td>DSEP30-06A 600 V, 30A</td>
</tr>
<tr>
<td>L1 ~ L3</td>
<td>20 mH</td>
</tr>
</tbody>
</table>
The simulation results have verified that the proposed inverter can reduce the THD effectively. The THD of filtered output current is 4.3% at the maximum output power 6 kW by using fundamental switching frequency control scheme.

IV. EXPERIMENTAL RESULTS OF PROPOSED INVERTER

After simulating, a prototype circuit was implemented to verify the performance of proposed multi-level inverter. The electric parameters are the same as we used in simulation. Fig. 7 and Fig. 8 are the experimental results of fundamental switching frequency control scheme. Fig. 7 is the output line-to-line voltage waveforms Vab, Vbc, and Vca. Fig. 8 is the output phase-to-neutral voltage and current waveforms. The experimental results of fundamental switching frequency control scheme are shown in table III

The experimental results have verified that the proposed inverter can reduce the THD effectively. The filtered THD is 3.62% at the maximum output power 6 kW. The maximum efficiency of the proposed inverter is 99.1% at 300W and the efficiency is above 98.40% under all load conditions.

Table 3. THE EXPERIMENTAL RESULTS

<table>
<thead>
<tr>
<th>$V_{dc}$</th>
<th>500V</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_o$</td>
<td>380Vrms</td>
</tr>
<tr>
<td>$P_o$ (kW)</td>
<td>3.00 4.30 4.90 5.13 5.51 6.32</td>
</tr>
<tr>
<td>$P_o$ (kW)</td>
<td>2.97 4.25 4.84 5.06 5.43 6.22</td>
</tr>
<tr>
<td>$\eta$ (%)</td>
<td>99.10 98.96 98.83 98.77 98.52 98.40</td>
</tr>
</tbody>
</table>

V. CONCLUSION
By adding auxiliary circuit to the three-phase six-switch inverter, less power components need to be used to achieve the same levels as other topologies. And the proposed topology don’t have unbalance problem so that the control scheme are simpler and power density is higher. The experiment results show that the proposed inverter can achieve low THD and provide higher power. The maximum efficiency of the proposed inverter is 99.1% at 300W and the filtered THD of output current is 4.3% at the maximum output power 6 kW.

REFERENCES


2006.


